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The amount of parallelism in modern supercomputers currently grows from generation to 
generation. Further application performance improvements therefore depend on software- 
managed parallelism: the software must organize data exchange between processing elements 
efficiently and optimally distribute the workload between them. Performance analysis tools 
help developers of parallel applications to evaluate and optimize the parallel efficiency of their 
programs. This dissertation presents two novel methods to automatically detect imbalance- 
related performance problems in MPI programs and intuitively guide the performance analyst to 
inefficiencies whose optimization promise the highest benefit.
The first method, the delay analysis, identifies the root causes of wait states. A delay occurs when 
a program activity needs more time on one process than on another, which leads to the formation 
of wait states at a subsequent synchronization point. Wait states are the primary symptom of load 
imbalance in parallel programs. While wait states themselves are easy to detect, the potentially 
large temporal and spatial distance between wait states and the delays causing them complicates 
the identification of wait-state root causes.
The delay analysis closes this gap, accounting for both short-term and long-term effects. 
The second method is based on the detection of the critical path, which determines the effect 
of imbalance on program runtime. The critical path is the longest execution path in a parallel 
program without wait states: optimizing an activity on the critical path will reduce the program’s 
runtime. Comparing the duration of activities on the critical path with their duration on each 
process yields a set of novel, compact performance indicators. These indicators allow users to 
evaluate load balance, identify performance bottlenecks, and determine the performance impact 
of load imbalance at first glance by providing an intuitive understanding of complex performance 
phenomena.
Both analysis methods leverage the scalable event-trace analysis technique employed by the 
Scalasca toolset: by replaying event traces in parallel, the bottleneck search algorithms can 
harness the distributed memory and computational resources of the target system for the 
analysis, allowing them to process even large-scale program runs.
This publication was written at the Jülich Supercomputing Centre (JSC) which is an integral part 
of the Institute for Advanced Simulation (IAS). The IAS combines the Jülich simulation sciences 
and the supercomputer facility in one organizational unit. It includes those parts of the scientific 
institutes at Forschungszentrum Jülich which use simulation on supercomputers as their main 
research methodology. IA
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Abstract
The amount of parallelism in modern supercomputers currently grows from generation to gen-
eration, and is expected to reach orders of millions of processor cores in a single system in
the near future. Further application performance improvements therefore depend to a large
extend on software-managed parallelism: in particular, the software must organize data ex-
change between processing elements efficiently and optimally distribute the workload between
them. Performance analysis tools help developers of parallel applications to evaluate and opti-
mize the parallel efficiency of their programs by pinpointing specific performance bottlenecks.
However, existing tools are often incapable of identifying complex imbalance patterns and de-
termining their performance impact reliably. This dissertation presents two novel methods to
automatically extract imbalance-related performance problems from event traces generated by
MPI programs and intuitively guide the performance analyst to inefficiencies whose optimiza-
tion promise the highest benefit.
The first method, the delay analysis, identifies the root causes of wait states. A delay occurs
when a program activity needs more time on one process than on another, which leads to the
formation of wait states at a subsequent synchronization point. Wait states, which are intervals
through which a process is idle while waiting for the delayed process, are the primary symptom
of load imbalance in parallel programs. While wait states themselves are easy to detect, the
potentially large temporal and spatial distance between wait states and the delays causing them
complicates the identification of wait-state root causes. The delay analysis closes this gap,
accounting for both short-term and long-term effects. To this end, the delay analysis comprises
two contributions of this dissertation: (1) a cost model and terminology to describe the severity
of a delay in terms of the overall waiting time it causes; and (2) a scalable algorithm to identify
the locations of delays and determine their cost.
The second new analysis method is based on the detection of the critical path. In contrast to
the delay analysis, which characterizes the formation of wait states, this critical-path analysis
determines the effect of imbalance on program runtime. The critical path is the longest ex-
ecution path in a parallel program without wait states: optimizing an activity on the critical
path will reduce the programs run time. Comparing the duration of activities on the critical
path with their duration on each process yields a set of novel, compact performance indica-
tors. These indicators allow users to evaluate load balance, identify performance bottlenecks,
and determine the performance impact of load imbalance at first glance by providing an intu-
itive understanding of complex performance phenomena. Unlike existing statistics-based load
balance metrics, these indicators are applicable to both SPMD and MPMD-style programs.
Both analysis methods leverage the scalable event-trace analysis technique employed by the
Scalasca toolset: by replaying event traces in parallel, the bottleneck search algorithms can
harness the distributed memory and computational resources of the target system for the anal-
ysis, allowing them to process even large-scale program runs. The scalability and performance
insight that the novel analysis approaches provide are demonstrated by evaluating a variety of
real-world HPC codes in configurations with up to 262,144 processor cores.

Kurzzusammenfassung
Der Grad der Parallelverarbeitung in modernen Supercomputern wa¨chst von Generation zu
Generation, und wird in naher Zukunft Gro¨ssenordnungen von mehreren Millionen Prozes-
sorkernen erreichen. Die Performanz der Anwendungen ha¨ngt dadurch immer sta¨rker von
der Fa¨higkeit der Software ab, diesen Parallelismus effizient zu steuern: insbesondere muss
der Datenaustausch zwischen den Prozessen effizient organisiert und die Arbeitslast optimal
auf die Prozessoren verteilt werden. Leistungsanalysewerkzeuge helfen den Anwendungsen-
twicklern dabei, die parallele Effizienz ihrer Anwendungen zu evaluieren und Engpa¨sse auf-
zuspu¨ren. Bisher verfu¨gbare Werkzeuge sind allerdings in der Regel nicht in der Lage, kom-
plexe Formen von Lastimbalancen zu identifizieren und ihre Auswirkungen auf die Leistung
zuverla¨ssig zu quantifizieren. Diese Dissertation stellt daher zwei neue Verfahren vor, um
in Ereignisspuren von parallelen Programmen automatisch Lastverteilungs-Probleme zu iden-
tifizieren und so den Anwendungsentwickler zu den Schwachstellen mit dem gro¨ßten Opti-
mierungspotential zu leiten.
Das erste Verfahren, die Delay-Analyse, identifiziert die Ursachen von Wartezusta¨nden. Ein
Delay (Verzo¨gerung) tritt auf, wenn eine Programmaktivita¨t auf einem Prozess la¨nger dauert
als auf einem anderen und so an einem folgenden Synchronisationspunkt einen Wartezustand
auslo¨st. Solche Wartezusta¨nde, bei denen Prozessorkapazita¨t brach liegt, sind das Hauptsymp-
tom von Ungleichgewichten in der Lastverteilung. Wa¨hrend Wartezusta¨nde an sich einfach zu
erkennen sind, gestaltet sich die Identifikation der Ursachen aufgrund der potentiell grossen
Distanz zwischen einem Wartezustand und dem verursachenden Delay oft schwierig. Die
Delay-Analyse schließt diese Lu¨cke. Dazu definiert die Dissertation erstens eine Terminolo-
gie und ein Kostenmodell zur Charakterisierung von Delays, und stellt zweitens einen skalier-
baren Algorithmus zur Identifikation der Delays und der Berechnung ihrer Kosten vor.
Die zweite neue Analysemethode basiert auf der Extraktion des kritischen Pfades. Im Gegen-
satz zur Delay-Analyse, die die Entstehung von Wartezusta¨nden beschreibt, lassen sich durch
die Analyse des kritischen Pfades die Auswirkungen von Imbalancen auf die Programm-
laufzeit charakterisieren. Der kritische Pfad ist der la¨ngste Ausfu¨hrungspfad in einem par-
allelen Programm ohne Wartezusta¨nde: daher kann nur die Optimierung von Aktivita¨ten
auf dem kritischen Pfad die Programmlaufzeit verku¨rzen. Daru¨ber hinaus lassen sich durch
den Vergleich der Dauer von Aktivita¨ten auf dem kritischen Pfad mit der durchschnittlichen
Ausfu¨hrungsdauer dieser Aktivita¨ten auf jedem Prozess kompakte Leistungsindikatoren ab-
leiten, mit denen komplexe Leistungsprobleme intuitiv hervorgehoben werden ko¨nnen. Ins-
besondere ko¨nnen Lastverteilungsprobleme schnell erkannt und ihr Einfluss auf die Perfor-
manz quantifiziert werden. Anders als bisherige, statistik-basierte Ansa¨tze lassen sich die
Leistungsindikatoren sowohl fu¨r SPMD als auch fu¨r MPMD-Programme anwenden.
Beide Verfahren bauen auf der hochskalierbaren Ereignisspur-Analysetechnik des Scalasca-
Toolkits auf: durch die parallele Verarbeitung der Ereignisspuren aller Prozesse ko¨nnen die
Rechenresourcen und der verteilte Speicher der Zielplattform fu¨r die Suche nach Leistungs-
engpa¨ssen selbst herangezogen werden, wodurch die Analyse hochskalierender Programm-
la¨ufe ermo¨glicht wird. Der Erkenntnisgewinn durch die neuen Analyseverfahren und ihre
Skalierbarkeit werden anhand von Fallstudien mit einer Vielzahl realer HPC-Anwendungen in
Konfigurationen mit bis zu 262.144 Prozessen untersucht.
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Chapter 1
Introduction
Complementing observation and experimentation, simulation of physical phenomena has be-
come the third pillar of scientific research. However, the never-ending urge to improve scope
and accuracy of simulations through more detailed numerical models, higher resolutions, as
well as multi-physics and multi-scale approaches leaves simulation scientists hungry for ever
more computational power. Unsurprisingly, most of the world’s largest supercomputers are
dedicated to run advanced scientific simulation codes. Some time ago, simulation codes could
benefit from continuously rising microprocessor clock speeds that would automatically im-
prove execution speed with each new hardware generation, but with the shift towards multi-
core architectures, improvements of sequential processor speed have come to an end. Hence,
as Herb Sutter puts it, “the free lunch is over” [77]: further program speedup now depends
to a larger extent on the software’s capability to leverage increasing amounts of parallelism.
Software performance tuning is therefore more important than ever, and developers rely on
powerful performance-analysis tools to identify bottlenecks in their codes. For software that
runs on massively-parallel machines, characterizing parallel performance aspects is particu-
larly important.
Providing the basic terms and definitions for the discussion of the two innovative performance
analysis methods that form the major contribution of this dissertation, the following sections
briefly outline the foundations of parallel computers, of parallel programming models, and of
the performance analysis of parallel programs.
1.1 Parallel Computers
No matter how fast a processor is, a group of them working together can probably solve a
given problem faster: this relatively obvious idea lead to the development of parallel com-
puters early on. Supercomputers have been using parallel architectures for decades, but due
to their complex architecture and difficult programming, the general public preferred sequen-
tial machines for everyday tasks. However, since the mid-2000s, when traditional means of
increasing single-processor speed hit physical limitations, processor manufacturers adopted
parallelism on a broad scale to further increase processor throughput. While parallel com-
puting concepts that were originally applied in supercomputers now found their way into
commodity machines, the general shift to parallelism also affects supercomputer architects
and programmers: the introduction of parallelism on multiple levels and the rapid increase
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of overall parallelism often require significant changes to existing programs. This section
provides an overview of hardware architectures and programming models found in modern
supercomputers.
1.1.1 Hardware Architectures
As stated before, supercomputers today use parallel architectures. We can classify parallel ar-
chitectures based on the memory architecture as either shared-memory or distributed-memory
architectures. In a shared-memory machine, all processors access the same, global memory,
whereas in a distributed-memory system, processors have local, private memory and cannot
directly access the memory of remote processors.
A widespread class of shared-memory architectures are symmetric multi-processor (SMP)
systems, where multiple processor sockets are placed on a single board and connected to the
memory via a shared memory bus. Today, SMP parallelism is also found in multi-core sys-
tems, where multiple, typically similar processing units (cores) are placed on a single proces-
sor die. Other than traditional SMP systems, the cores in a multi-core processor usually share
one or two levels of the processor’s cache hierarchy. Contemporary high-end SMP system
often have more than one processor socket with multi-core processors in each of them. Since
a shared memory bus can become a performance bottleneck, modern systems with multiple
processor sockets often connect each processor to its own local memory banks, and realize
accesses to non-local memory banks through high-speed serial links. Examples are the AMD
Opteron processors with HyperTransport [38] links, or the QuickPath interconnect [41] from
Intel. Hardware cache coherency protocols such as MESI ensure cache coherency between
the processors. Since memory access times differ depending on wether the requested location
is stored in a local or remote memory bank, these architectures are referred to as ccNUMA
(cache-coherent non-uniform memory architectures). While a shared-memory architecture
allows highly efficient data exchange and synchronization between processors, the limited
memory bandwidth still constitutes a bottleneck. Therefore, even ccNUMA systems quickly
reach a scalability limit.
In contrast, a distributed-memory system is composed of multiple nodes that are connected
through a network, where each node has its own local memory and at least one processor.
Processors can only directly access memory on their local node, and have to communicate
over the network to exchange data with remote nodes. The network transfer makes data ex-
change between nodes an order of magnitude slower than accesses to local memory. How-
ever, the aggregate memory bandwidth in distributed-memory machines increases with system
size, and systems can in principle scale up arbitrarily. Because of their better scaling prop-
erties, large-scale supercomputers are typically distributed-memory systems. Common types
of distributed-memory architectures are massively-parallel multiprocessor systems (MPP) and
clusters. Although there is no sharp distinction between these two types, the term “MPP” gen-
erally refers to large-scale systems with propietary network interconnects, often using scalable
network topologies such as a torus layout; while systems built mainly from commodity, off-
the-shelf components are designated as clusters. Examples of MPP systems include the Blue
Gene series from IBM and the Cray XT/XE/XK series; clusters are offered from many server
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vendors and system integrators such as Dell, HP, or Bull. Clusters are typically built from
standard server components, but they often use high-speed networks such as InfiniBand since
efficient communication is an important performance factor.
Today, supercomputers virtually exclusively use multi-core CPUs on their nodes. To this end,
today’s large-scale systems are actually hybrid architectures with distributed-memory paral-
lelism between nodes and shared-memory parallelism on the nodes. Another current trend are
heterogeneous systems. Here, the standard CPUs on the compute nodes are accompanied by
additional, throughput-oriented coprocessors (accelerators) that can execute vast amounts of
(floating-point) operations in parallel and more efficiently than CPUs. A prominent example
for a heterogeneous architecture was the Roadrunner supercomputer, which used the hetero-
geneous IBM Cell processor. Today, graphics hardware vendors such as NVidia succesfully
promote the integration of GPUs (graphic-processing units) as accelerators into supercomput-
ers: in the most recent Top 500 [1] list (June 2012), 52 systems use NVidia GPUs. Examples
are the Chinese Tianhe-1A (rank 5), Jaguar at Oak Ridge National Laboratory (rank 6), and
the Japanese Tsubame 2.0 (rank 14).
1.1.2 Programming Models
Because of the vastly different characteristics of shared-memory and distributed-memory ar-
chitectures, programmers need to choose a parallelization strategy that best fits their target
platform. First and foremost, this means picking an appropriate programming model: typi-
cally, some form of multi-threading for shared-memory machines, and message-passing for
distributed-memory machines. For hybrid systems, both approaches are also often used com-
plementary in a single program.
Message Passing
The most popular programming model for tightly coupled parallel programs on distributed-
memory machines is message passing, where processes synchronize and exchange data by
sending messages over a message channel. In 1991, the message-passing interface standard
(MPI) effort was initiated to create a generic, standardized, and portable message-passing API
with language bindings for C, C++ and Fortran. When the first version of MPI was released
in 1994, it rapidly gained attraction and is now the de-facto standard for message-passing
programs. The latest version, MPI 2.2 [54], was released in September 2009. At its core,
MPI provides functions for point-to-point or collective data exchange and synchronization
between processes. In addition, MPI also includes interfaces for parallel file I/O and one-
sided communication.
The MPI model defines a flat space of processes that each have their own memory address
space, i.e., a process can not access another process’ memory directly. To exchange informa-
tion, the processes participating in a parallel program share a common communication context
(communicator), where each process is assigned a unique rank number. Processes can address
other processes in the communicator by their rank number and use it to send or receive mes-
sages from remote ranks or to participate in collective communication. Thanks to its flexible
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and generic interface, virtually any parallelization scheme can be implemented efficiently with
MPI.
Currently, MPI is the by far most popular choice for programming distributed-memory ma-
chines in the HPC area, receiving widespread support from industry, academia, and platform
vendors. MPI is installed on virtually every supercomputer, and MPI programs run on any
scale from a couple of dozen to hundreds of thousands of processes. A 2009 study from Balaji
et al. [5] does identify some scalability bottlenecks in the MPI specification, but concludes that
the core functionality will continue to scale to much higher levels. While parallel programs
begin to adopt complementary parallel programming paradigms to exploit the increasing node-
level parallelism, message passing with MPI remains the tool of choice for implementing data
exchange between nodes on distributed-memory machines.
As a very generic programming model for parallel computers, message passing can also be
used for programming shared-memory machines. The straightforward approach of running
individual MPI processes on each processor core avoids many of the issues related to ex-
plicit shared-memory programming, but it has its limitations, too: in particular, multiple MPI
processes need more memory than a single multi-threaded process. Also, multi-threading fa-
cilitates finer-grained parallelization schemes that can avoid explicit memory copies. As the
number of cores per processor increases while the amount of available memory per core is
expected to shrink, many codes adopt a hybrid parallelization approach with message-passing
between computing nodes and shared-memory multi-threading within a node.
Shared Memory
With the recent rise of multi-core processors, either in stand-alone machines or in the nodes of
larger, distributed-memory systems, shared-memory parallelism is now ubiquitous, spawning
new interest in viable programming interfaces.
The shared-memory architecture facilitates multi-threading, where multiple threads of exe-
cution that access the same memory address space run in parallel. Global memory access
from every thread eliminates the need to exchange data explicitly. This flexibility comes at a
cost, however: uncoordinated accesses from multiple threads can easily corrupt shared data
structures. Ensuring proper synchronization is therefore the foremost task when writing multi-
threaded code. On top of that, today’s complex NUMA architectures with multiple, partially
shared cache levels hold some performance challenges for the ambitious programmer: meet-
ing all data locality requirements to create optimally performing code across different systems
can be difficult. As a result, shared-memory programming may look simple compared to mes-
sage passing at first glance, but in reality, the effort required to create a correct and performant
program can be significant.
There are a number of multi-threading programming interfaces available. Operating systems
typically provide low-level APIs for creating threads and synchronizing memory access. For
example, the POSIX threading interface (Pthreads) is a widely used, platform-independent
low-level threading API. Some programming languages, such as Java or the upcoming C++11,
also have multi-threading support built in. While low-level threading interfaces force pro-
grammers to take care of thread management and synchronization themselves, other shared-
memory programming models provide high-level constructs to simplify the development of
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multi-threaded codes. The tool of choice for HPC codes is typically OpenMP [8] (Open speci-
fication for Multi-Processing), a combination of an API, language directives, and environment
variables for C, C++ and Fortran programs. By now, all major compilers support OpenMP.
OpenMP provides a set of high-level parallelization and synchronization constructs, particu-
larly means to semi-automatically parallelize computational loops. Recently, more advanced
constructs such as lightweight tasks have been added. Because OpenMP is also straightfor-
ward to integrate into MPI programs, the combination of MPI and OpenMP has become a
popular solution for developing hybrid applications.
Partitioned Global Address Space and One-Sided Communication
Beyond message passing, partitioned global address space (PGAS) and one-sided communica-
tion are the two other major programming models used in applications for distributed-memory
systems. A partitioned global address space presents a virtual, global memory address space
to all processes. Each process owns a single section of the global address space. A process
can access both local and remote memory sections; an access to remote memory locations will
automatically invoke the necessary network operations. The PGAS model is the basis for data-
parallel programming languages such as Unified Parallel C (UPC) [86], Co-array Fortran [64],
Chapel [15], and X10 [73].
Another alternative to exchanging data on distributed-memory machines is the remote mem-
ory access (RMA) or one-sided communication model. Unlike message passing, where all
processes affected by a data transfer have to actively participate in the communication opera-
tion, a one-sided data transfer can be completely defined and controlled on only one side. The
one-sided communication model is especcially useful on systems with hardware remote mem-
ory access support, such as InfiniBand network adapters. It is also used to implement PGAS
languages. A popular framework for one-sided communication is ARMCI (Aggregate Remote
Memory Copy Interface) [62]. The MPI-2 standard also provides a one-sided communication
interface.
Heterogeneous Systems
The fundamental differences of throughput-oriented GPUs in comparison to classic CPUs also
require dedicated programming models for heterogeneous systems. Currently, the preferred
programming interface for the widespread graphics processors from NVidia that implement
the Compute Unified Device Architecture (CUDA) [65] is NVidia’s own propietary CUDA
API and ’C for CUDA’ programming language. An open alternative is OpenCL (Open Com-
puting Language) [46], a hardware-independent open standard for programming hardware
accelerators. With both CUDA and OpenCL, the kernels (i.e., code executed on the accelera-
tor) need to be implemented as seperate components in a restricted, C99-based programming
language.
As alternatives to the low-level CUDA and OpenCL interfaces, the (Open)HMPP [19] and
OpenACC [67] initiatives provide higher-level approaches to programming accelerators. Both
are based on programming language annotations, so that programmers do not need to switch
programming languages to develop code for accelerators.
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1.1.3 Execution Models
Flynn [20] classifies parallel architectures by the number of concurrent instruction and data
streams available in the architecture or program. In the context of parallel simulation codes,
the SIMD (single instruction stream, multiple data streams) and MIMD (multiple instruction
streams, multiple data streams) models are most relevant. Typically, both models are used
in combination: the SIMD model represents the instruction-level parallelism provided by the
vector-operation instruction sets in modern CPUs (such as Intel’s SSE), where a single op-
eration is applied to multiple data elements at once. Simultaneously, explicit parallelism in
MIMD fashion using multi-threading or message passing is used to execute a program across
multiple CPU cores and/or cluster nodes.
The MIMD category can be further classified into SPMD (single program, multiple data
streams) and MPMD (multiple programs, multiple data streams) programs. With SPMD paral-
lelism, each processor executes the same program (but with independent instruction pointers,
as opposed to SIMD parallelism) operating on different data sets. Most simulation codes in
the HPC environment are implemented as SPMD programs. In contrast, MPMD programs
(loosely) combine sub-programs that perform entirely different activities. A common exam-
ple is the master-worker model, which combines a “master” program (which distributes work)
and “worker” programs (which execute the work). Another type of HPC programs that lends
itself to MPMD-style parallelism are multi-physics codes which simulate a compound system
by coupling different, interacting mathematical models and domains. Often, the individual
models are themselves implemented as tightly-coupled SPMD programs and run in dedicated
process partitions. Communication therefore occurs mostly within the process partitions, but
to some extend also across partitions to reflect the interactions between different parts of the
coupled system. An example for a coupled application that supports a flexible task decom-
position in the way outlined here is the Community Earth System Model (CESM) climate
project [85]. There, components that simulate different parts of the earth system, such as land
surface, atmosphere, sea ice, or the ocean, can work in parallel in various SPMD and MPMD
configurations. An additional, separate coupler component enables data transfers between
individual components.
1.1.4 Parallel Performance
Writing efficient software for massively parallel computers is a challenging task. Difficul-
ties arise from a number of influence factors, including heterogeneous architectures, complex
memory hierarchies, and in particular the ever-increasing amounts of parallelism on multiple
levels that need to be exploited. In addition, software-related aspects such as the complexity
of large simulation codes themselves, legacy code, or the need to combine multiple parallel
programming models further complicate the performance challenge. In short, the combined
complexity of hardware and software architectures in parallel computing environments makes
it virtually impossible to ensure that a program will run at the desired speed on the target
system without systematic performance analysis.
The performance of parallel programs in particular is characterized by both serial and parallel
performance aspects. Primarily serial performance aspects include the efficient use of the
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memory hierarchy and, obviously, the computational efficiency of the single-processor code.
Important parallel performance aspects are communication and synchronization efficiency,
process/thread mapping, and workload and communication balance.
Communication and synchronization efficiency refers in particular to the ratio of communi-
cation and (useful) computation in the program, i.e., the parallelization overhead. Also, an
inefficient communication pattern can be a serious performance bottleneck. The second as-
pect mentioned, process/thread mapping, refers to the placement of (MPI) processes on the
machine. In some cases, performance can be improved if processes are placed in such a way
that the logical communication relationships between processes match the underlying physical
links between the processors. Process mapping is something that is often tricky to accomplish
optimally and difficult to observe.
Workload balance, the distribution of workload across processes, is obvoiusly a key factor
for parallel performance: optimal speedup can only be achieved if the workload is equally
distributed across processors. Likewise, developers need to balance the communication re-
source requirements – such as the number of communication partners – evenly between the
processes. Properties, causes and analysis of load and communication imbalance as well as
basic strategies for their remediation are discussed in detail in Chapter 3.
1.2 Performance Analysis
Combined, the parallel performance aspects are a major element of the overall program per-
formance, and they alone determine the scalability of the code. A comprehensive performance
evaluation of a parallel program must therefore consider not only serial, but also parallel per-
formance aspects. Hence, serial performance analysis tools such as gprof are insufficient for
the analysis of parallel programs. Dedicated tools for parallel programs include specific func-
tionality for the analysis of parallel performance aspects.
1.2.1 Objectives and Requirements
The term performance analysis, as used in this thesis, refers less to the analysis of underly-
ing algorithms or numerical methods, but rather to the performance evaluation of a program’s
implementation. Still, this interpretation does of course not exclude the possibility of recon-
sidering the choice of a particular algorithm as a consequence of the analysis. The major
objectives of performance analysis are:
• Comparing expected with actual performance and scalability of the program
• Identifying performance and scalability bottlenecks
The first objective, comparing expected and actual performance, is necessary when porting
applications to new platforms or integrating new algorithms or program features. This step
can at least theoretically be partially automated if a formal performance model of the program
exists. A performance model, such as the LogP [16] model for parallel machines, describes
the performance behavior of a program as a function of its major input parameters and the
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system characteristics. However, few application developers take the time to develop a for-
mal performance model of their program; in most cases, they only have a vague or intuitive
understanding of the code’s performance. In general, performance modeling is best used in
conjunction with performance measurement, and vice versa: the performance model is needed
to identify and explain disparities between observed and expected program performance, while
measurement data is needed to develop and validate the performance model.
Many parallel programs collect basic performance data themselves, such as the overall wall-
clock time or time per iteration of the time-stepping loop. Although this basic information
facilitates simple scalability studies and detection of overall performance improvements or
degradations, it is typically insufficient for the second objective of performance analysis: iden-
tifying performance bottlenecks. Should the program not perform as desired, the performance
analyst needs to pinpoint the root causes of the problem. Identifying specific bottlenecks re-
quires detailed information about the program’s performance on a low level, which only few
programs provide themselves. Dedicated performance-analysis tools are then a crucial aid
for application developers to help them with this task. In addition to commercial tools dis-
tributed by system vendors or software companies, a vibrant community of developers from
academic institutions has created a range of high-quality, open-source performance-analysis
tools for parallel applications. Often, the use of these tools leads to significant performance
improvements in the target programs.
The requirements of performance tools are determined by the objectives of performance anal-
ysis mentioned above: they have to provide insightful data to allow an informed decision on
whether the observed performance of a program matches the expectations, and, if necessary,
support users in finding performance bottlenecks. To reach these goals, tools employ a variety
of techniques, which we will explore in more detail in the following section.
1.2.2 Performance-Analysis Techniques
Tool developers have created a variety of complementary performance analysis techniques. To
provide a consistent user experience, performance-analysis toolsets combine components to
address three aspects of performance analysis:
• Measurement and data storage
• Data analysis
• Data presentation and visualization
This sections discusses these performance analysis techniques in general. Later, Section 1.2.3
provides an overview of the various tools on the market.
Measurement
The evaluation of program performance requires observation of the program at run time. Per-
formance observation necessitates performance measurement. Measurement is therefore a key
aspect of performance analysis, and performance tools distinguish themselves to some extend
by what and how they measure.
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Tools typically measure a variety of performance-relevant metrics. The most important met-
rics are certainly time-related ones; others include visit counts of code regions, the number
of bytes transferred during communication operations, or the overall number of communica-
tions. In addition, modern processors provide a number of counter registers which store perfor-
mance metrics collected by the CPU itself, for example, the number of instructions, memory
accesses, or cache hits/misses. The PAPI library [40] provides an architecture-independent
programming interface to these hardware-specific counters, which is employed by many tools
to obtain hardware-counter metrics.
Regarding the way performance data is measured, most tools employ one of two basic meth-
ods: sample-based or event-based measurement. With sampling, measurements are taken at
certain intervals (the sampling rate), typically triggered by timer interrupts, and associated
with the code region of the target program that was visited at the time of the sample. As an
advantage, measurement granularity and measurement overhead can easily be tuned by ad-
justing the sampling rate. Also, the code location of a sample can typically be identified very
precisely, down to the level of a single line of code. However, since only snapshots of the
execution are taken, there is always a certain degree of uncertainty associated with the mea-
surement results. Especially count-based metrics, such as function visit counts, are imprecise;
this is particularly true for functions that run for a significantly shorter time than the sampling
interval. Therefore, sampling measurements should be taken over a longer period to collect
enough samples for meaningful results.
Event-based measurements are triggered at certain events in the program, such as entering or
leaving a code region. Thanks to the deterministic distribution of the measurement points,
event-based measurements are complete and precise. On the downside, it is harder to tune
the measurement granularity, and, therefore, the measurement overhead. Some performance-
analysis techniques, for example, those that rely on a complete record of inter-process inter-
actions, require event-based measurements.
Profiling and Tracing
Performance tools also employ different concepts for the aggregation and storage of perfor-
mance data. Widely used are profiling and tracing. In a summary profile, all measurements
pertaining to a single (process/source code) location are accumulated over time. The result
then only contains aggregate values, for example, the total time spent in a certain code region,
but not the precise intervals during which a region was visited. Therefore, profiles are often
also called summary profiles. As a major advantage, the space required for a summary profile
remains roughly constant, irrespective of the program runtime. Profiles of parallel programs
usually store performance data for each process (and/or thread) individually.
With tracing, each measurement is stored individually. This technique generates increasing
amounts of data over time, but allows a precise reconstruction of the program’s dynamic be-
havior. In a profile, these performance dynamics are lost. There are approaches that com-
bine advantages from both profiling and tracing; for example, Szebenyi et al. describe an
on-line compression scheme for iterative applications that preserves performance dynamics
in constant-size time-series profiles [78]. Still, the advanced analysis techniques presented
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later in this thesis are only possible with trace data which captures the entire communication
behavior in the section of interest. Chapter 2 discusses trace-analysis techniques in greater
detail.
Analysis
The second important step performed by performance tools is data analysis, i.e., processing
and filtering measurement data in a way that allows an easy overview of the performance
behavior, or helps identifying interesting outliers or patterns. Some tools focus merely on pre-
senting the measurement data to the user. These tools typically provide a variety of filters and
statistical analysis methods, ranging from simple (e.g., minima, maxima, average) to quite ad-
vanced techniques such as cluster analysis. Often, the data-analysis functionality is integrated
into the visualization component.
Another group of tools follows a highly analysis-oriented approach that aims to identify high-
level performance patterns in the measured data automatically. These automatic analysis tools
search for known inefficiency patterns in the measurement data, such as wait states in paral-
lel communication or synchronization operations, or calculate high-level metrics such as the
critical path. The analysis can take place while the program is running (on-line) or after it
finished (post-mortem). On-line analysis does not require temporary storage for intermediate
raw measurement data, but is limited in its capabilities to operations with little communication
and computational effort in order to keep measurement dilation at bay.
Post-mortem analysis necessitates intermediate storage of raw measurement data (often traces),
but can employ sophisticated, even multi-pass analysis strategies whose complexity is only
limited by the user’s patience. Instead of presenting measurement data in its entirety, an auto-
matic analysis report pinpoints specific hotspots or bottlenecks a user may want to look into.
The compact summary of interesting performance phenomena makes automatic analysis espe-
cially valuable for large-scale parallel program runs, where the sheer volume of data produced
by a performance measurement presents a challenge for searching bottlenecks manually. Find-
ing the root causes of performance problems (and fixing them) still requires expert knowledge
and access to detailed performance data, but automatic analysis helps performance analysts by
providing a good starting point for performance investigation. This task becomes even more
important with increasing degrees of parallelism.
Presentation and Visualization
A good way to present the collected (and processed) performance data to the user is a key
usability aspect of a performance tool. The challenges involved in finding helpful data pre-
sentation approaches are manifold. For example, measurements of complex programs at large
scale can produce massive amounts of data that need to be made accessible. A good presen-
tation tool should allow users to explore even large quantities of data interactively. Ideally,
it also manages the balancing act between providing a compact overview of the program’s
behaviour as to not drown the user in a plethora of data, and at the same time allowing her to
examine interesting findings in detail to investigate root causes of performance problems.
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Auto-tuning
While performance analysis shows how far away a program’s performance is from the optimal
speed it can achieve on the target system, and helps identify specific bottlenecks, it does not
make a program faster by itself. Instead, implementing optimizations based on performance-
analysis results is where the actual difficulties often start. The potentially elaborate tuning
process is still a mostly brain-powered task. However, it is also possible to follow an (often
complementary) auto-tuning approach, which automatically chooses optimal algorithms or
parameter settings for the target system. Dynamic performance tuning environments such
as MATE [58] or Active Harmony [81] work fully on-line: they monitor and analyze the
application as it runs, and can tune parameters and algorithms at runtime. Alternatively, auto-
tuning can be used to automatically create optimized versions of performance-critical libraries
by empirically determining optimal settings for performance-critical algorithm parameters,
such as matric block size, in a profile-guided feedback process. This approach has been used in
the context of the ATLAS [88] and OSKI [87] projects to create automatically tuned BLAS and
sparse matrix kernels, respectively. Automatic tuning can greatly reduce the cost of porting
libraries to new architectures.
1.2.3 Performance Tools
A wide range of both open-source and commercial parallel performance-analysis tools exist.
The TAU (Tuning and Analysis Utilities) performance suite [51] developed at the Univer-
sity of Oregon is a well-known and widely used profiling framework. It supports a wide
range of parallel programming models, including MPI, OpenMP, CUDA, Pthreads, and Java
Threads, and features a number of instrumentation techniques. TAU’s ParaProf visualization
component (Figure 1.1) offers a variety of 2D and 3D displays to browse profile data in de-
tail. HPCToolkit [3] from Rice University focuses on collecting profiles using sample-based
measurement. It also offers post-mortem analysis methods to highlight program regions with
load imbalance. Other open-source profilers for parallel programs are Perfsuite [50] devel-
oped at NCSA, and Open|SpeedShop [82] developed by the Krell Institute. Like HPCToolkit,
Open|SpeedShop can perform sampling for taking measurements of parallel programs.
Many hardware vendors provide performance-analysis tools for their platforms. Notably, Cray
provides the CrayPat [18] tool to collect performance profiles and traces of parallel applica-
tions, and the Cray Apprentice2 graphical user interface to analyze profiles and traces recorded
with CrayPat interactively. IBM provides the IBM High Performance Computing Toolkit
(HPCT) for its pSeries, eSeries, and Blue Gene platforms, which can collect hardware per-
formance counters as well as profiles and traces for MPI and OpenMP programs. With its
High Performance Computing Systems Toolkit (HPCST) [39], IBM also offers an automatic
analysis tool that can actively search and identify pre-defined bottleneck patterns from perfor-
mance data, and suggest possible solutions. Intel also provides performance-analysis tools.
The Intel VTune Amplifier [43] toolsuite is a performance-analysis tool for Fortran, C and
C++ programs on Windows and Linux with a focus on multithreading. The Intel MPI Trace
Analyzer [42] (ITAC) is a trace-analysis solution for programs using Intel MPI. It can record
parallel event traces and display them in a timeline view.
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In addition to the vendor-provided tools, a variety of platform-independent trace-analysis tools
exist. Paraver [12] from the Barcelona Supercomputing Centre is an extensive tracing and vi-
sualization framework. It offers various trace visualizations, such as timeline and statistics
displays, as well as combinable semantic and quantitative analysis functions, which can pro-
duce displays of high level information such as the global parallelism of the application or
load balance in different loops. Vampir [48] from TU Dresden is a well-known, full-featured
trace visualization tool, with a particular focus on event timeline displays. Figure 1.2 shows
a selection of the performance displays Vampir has to offer. While Vampir’s instrumentation
and trace collection framework is available as open-source software, the visualization compo-
nent is distributed under a commercial license. Finally, Scalasca [26] is a scalable, automatic
trace-analysis toolset which performs post-mortem event-trace analysis to automatically iden-
tify bottlenecks in parallel applications. As the foundation for the work in this dissertation,
Scalasca will be discussed in more detail in Section 2.2. In addition to the post-mortem anal-
ysis tools presented so far, open-source on-line analysis tools also exist. Notable examples
are the Paradyn [55] tool from the University of Wisconsin, Madison, and Periscope [29]
developed at TU Mu¨nchen.
The ongoing trend to heterogeneous systems also raises the demand for performance-analysis
tools that support heterogeneous programs. NVidia provides the comprehensive NVidia visual
profiler [66] for CUDA and OpenCL programs. It supports both profiling and trace analy-
sis, and can automatically point out typical performance bottlenecks related to heterogeneous
architectures, such as inefficient memory copies between the accelerator device and the host
processor. However, the NVidia profiler is limited to programs on a single shared-memory
machine. Some vendor-independent tools such as TAU and Vampir recently added support
for CUDA and OpenCL programs, and can also analyze combined CUDA/MPI applications.
Tool support for the recent HMPP and OpenACC programming interfaces is at this point still
limited.
1.3 Contribution of this Thesis
Load and communication (im)balance as a particular important aspect of parallel performance
calls for appropriate tool support to help developers recognize and improve imbalance-related
performance problems in their codes. However, imbalance can take a variety of shapes, and –
as will be discussed in detail in Section 3.7 – recognizing all of them also poses a challenge
to performance-analysis tools. Summarizing the findings outlined there, a reliable, generic
performance-analysis solution should
• point out program locations where imbalance originates from;
• reveal the underlying imbalance pattern;
• determine the severity of imbalance in terms of its actual performance impact;
• take performance dynamics into account;
• be generically applicable, in particular to both SPMD and MPMD programs;
• work at large scale.
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(a) Function profile (b) Process profile
Figure 1.1: Performance profile displays in TAU ParaProf. The left picture shows a function profile,
with the average time per process spent in each function. The right picture shows the time
spent in each function (color-coded) on each process. This display can be used to detect
(static) load imbalance.
Figure 1.2: Various event trace displays in Vampir. The top left area shows an event timeline, cover-
ing a small time interval on eight processes. The process timeline display below shows
the activities performed on a single process within the selected interval (here, process 0).
Grouped around the timelines are a call-path profile (bottom left), a message statistics pro-
file (bottom center), a function group profile (top right), and a context view giving details
on a selected item (in this case, an MPI Allreduce instance).
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However, as an overview of previous work in Section 3.6 points out, currently available im-
balance analysis solutions account for one or a subset of these aspects at best, but none of
them fulfills all of the requirements listed here. Notably, profiling-based approaches cannot
capture dynamic performance effects, while existing trace-based solutions drown users in vast
amounts of data, do not scale to relevant system sizes, or do not appropriately adress com-
plex load-balance issues arising in MPMD or hybrid programs. This dissertation introduces
two novel methods to automatically detect and characterize imbalance in event traces: the
delay analysis [10] to identify root causes of wait states, and the critical-path analysis [9]
that characterizes load imbalance in terms of its performance impact. Together, these methods
provide a universally applicable solution for the analysis of imbalance that fulfills all of the
requirements listed above.
The delay-analysis approaches load imbalance from its visible effect, using wait states in syn-
chronization points as a starting point to track down the imbalances that caused them in the
first place. This approach optimally complements Scalasca’s existing wait-state analysis. So
far, Scalasca scans event traces to identify wait states in MPI operations or OpenMP con-
structs. These wait states indicate parallelization bottlenecks resulting from load imbalance
or inefficient communication patterns: as such, wait states represent symptoms of inefficient
parallelism. Moreover, wait states may themselves delay subsequent communication opera-
tions and spread further wait states through the system. This propagation effect can create
a potentially large temporal and spatial distance between wait states and their original root
causes, making it difficult to relate the effect (wait state) to its cause (imbalance) manually.
The delay analysis closes this gap by automatically pinpointing the specific performance bot-
tlenecks that cause wait states later on. To that end, the dissertation defines a terminology that
describes the formation and propagation of wait states as a result of delays, a cost model that
ranks delays according to their associated resource waste, and a scalable algorithm to detect
and characterize delays.
The second major contribution of this dissertation, the critical-path analysis, illuminates the
effect of load imbalance on program run time and resource consumption. The critical path
determines those activities in a program that are responsible for the overall run time. While
critical-path analysis has been used in performance-analysis tools to identify promising op-
timization targets for quite some time, the method introduced in this dissertation combines
the critical-path with per-process profile data to uncover performance-relevant load-balance
issues and determine their performance impact. The analysis creates a set of compact per-
formance indicators that capture the overall load balance and any potential bottlenecks in an
intuitive way. Compared to existing solutions that determine load imbalance on the basis of
per-process profiles alone, the critical-path based approach has two major advantages: First,
it accounts for dynamic effects, such as load shifting between processes over time, that other
approaches miss. Second, in addition to the analysis of SPMD programs, it contains specific
support for the analysis of complex load imbalance issues in MPMD programs.
Because parallel performance problems such as load imbalance are particularly significant at
large scales, it is vitally important that analysis methods are applicable to large-scale program
runs. Both the delay analysis and the critical-path analysis are implemented as extensions
to the Scalasca performance-analysis toolset, which employs a highly scalable parallel event
trace replay technique to analyze traces even from tens of thousands of processes. Scala-
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bility studies with up to 262,144 cores confirm that both analysis methods are applicable to
large-scale problems. Finally, a number of case studies with real-world examples demonstrate
the ability of the delay and critical-path analysis to uncover imbalance-related performance
bottlenecks intuitively.
Summary
Since sequential processing speed is unlikely to increase significantly in current and future
hardware, software must be designed to exploit parallelism to leverage maximal computing
power. However, writing efficient parallel programs is challenging. One particularly important
aspect of parallel performance is load and communication balance. The two new analysis
techniques introduced in this thesis help developers in quickly identifying imbalance-related
performance bottlenecks in large-scale parallel programs.
The dissertation is organized as follows. First, Chapter 2 briefly explains the underlying tech-
niques used in performance-analysis tools. Next, Chapter 3 discusses load and communication
balance in parallel programs in general, with a special focus on intricacies posed by certain
imbalance patterns that complicate the identification of imbalance. Chapters 4 and 5 introduce
the delay analysis and the critical-path analysis, respectively. Both chapters also include case
studies which highlight the specific benefits of that technique. Afterwards, Chapter 6 discusses
scalability and applicability of both techniques in comparison. Finally, Chapter 7 concludes
the dissertation and provides an outlook on future research directions based on this work.
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Chapter 2
Event-Trace Analysis
Many interesting phenomena in a program’s behavior can only be investigated when the full
sequence of its activities (up to a certain granularity) is known. Event tracing is a widely
used technique to obtain this information for post-mortem analysis. This section introduces
event tracing in general and its application in the Scalasca toolset for automatically identifying
performance bottlenecks in particular. After a basic introduction of the Scalasca toolset, the
chapter discusses basic principles of event tracing, with a particular focus on the Scalasca
event model and references to related work where appropriate.
2.1 Event-Tracing Applications
An event trace represents the program execution as a sequence of events which reflect certain
state changes in the program. The events are defined by an event model, which describes the
different types of events and data attributes associated with them, as well as the context in
which each event type occurs. At runtime, the target program performs measurements and
stores event records containing the type, location, (typically) a timestamp, and attributes for
all events that occur during execution.
Event tracing has a number of different applications in the context of parallel program analysis.
In [49], Kranzlmu¨ller describes the generation of event graphs from trace data to debug com-
munication patterns in message-passing applications. Other projects, e.g. Dimemas [11, 31]
or PSINS [83], use event traces to conduct simulations that predict performance and scalabil-
ity of applications or system software on larger configurations or non-existant systems. Such
simulation tools can also help in evaluating procurement decisions or future system designs.
In [34], Hermanns et al. introduce a complementary trace-based simulation approach to study
the impact of program optimizations. Of course, event tracing is also used for performance
analysis. Trace visualizers like Vampir (Figure 1.2) present the recorded execution of a par-
allel code as a time-line diagram. Each program activity is represented by a rectangle whose
length corresponds to its runtime, and message exchanges are shown as arrows between com-
munication activities. Finally, automatic analysis tools like Scalasca perform an automatic
bottleneck search on the trace to draw the user’s attention directly to inefficiency patterns in
the program. Automatic and visual analysis methods complement each very well and are often
used in combination, for example to identify performance bottlenecks automatically first and
examine them in detail in a time-line visualization tool later on. Open event specifications
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and trace file formats such as OTF-2, which can be parsed by different tools, facilitate such
complementary analyses.
2.2 Scalasca
Scalasca [26] is a profiling and trace analysis toolset for parallel programs which is jointly de-
veloped by the Ju¨lich Supercomputing Centre and the German Research School for Simulation
Sciences in Aachen. Its distinct feature is the automatic detection of wait states in commu-
nication and synchronization operations. Scalasca is specifically targeted to the analysis of
parallel application behavior of large-scale programs; compared to its predecessor KOJAK
[89], Scalasca is able to analyze massively parallel program runs with tens of thousands of
processes. Developed with portability in mind, Scalasca runs on a broad range of current su-
percomputing platforms and architectures, including IBM Blue Gene L/P/Q series, the Cray
XT/E/K series, NEC, and Linux clusters. It supports programs written in C, C++, or Fortran
using MPI, basic OpenMP constructs, or both (hybrid programs). Support for further parallel
programming models, such as partitioned shared address space languages or remote memory
access models, is currently under development.
Scalasca supports two types of measurements. In summary profile mode, Scalasca records a
runtime profile of the program. The profile report contains various metrics such as time, visit
counts, bytes transferred in communication calls, and, optionally, hardware counter metrics
for each call path and process and/or thread in the program. Time metrics are further split into
the time spent in user code and the time spent in various types of MPI operations or OpenMP
workshare, loop, and synchronization constructs. With its tracing mode, Scalasca records an
event trace of the program, and runs an automatic post-mortem bottleneck search on the trace
to identify and classify wait-states in MPI and OpenMP operations. The extended performance
report produced by the trace analysis divides MPI time further into waiting and communication
time and shows the process and program locations of wait states. Alternatively, the event
traces produced by Scalasca can also be converted into various other trace formats or manually
inspected with the Vampir trace visualizer.
Scalasca’s performance reports store performance data in a three-dimensional (metric, call-
path, thread) matrix. Essentially, every entry in this matrix represents the value of a particular
metric at a particular program location (identified via its call path) on a particular thread. Even
for trace analysis reports, values are always aggregated along the time dimension. Addition-
ally, Scalasca provides a worst instance tracking feature, which reports the exact location in
the trace where the worst instance of a performance bottleneck or metric has been observed.
Users can explore the reports using the provided graphical user interface (Figure 2.1), dubbed
“Cube” in reference to the three dimensions in the report. It features three panes, one for each
performance dimension. The left pane shows the hierarchy of metrics found in the report,
which includes typical performance profile metrics such as execution time and visit counts as
well as the waiting-time metrics produced by the automatic trace analysis. The middle pane
shows the distribution of performance data across the program call tree, and the right pane
shows the distribution of performance data across processes. For programs that use a regular
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Figure 2.1: A trace-analysis report of the Zeus-MP/2 application with 512 MPI processes in the
Scalasca report browser. The left pane shows the performance metrics produced by
Scalasca. The middle pane shows the distribution of performance data across call paths
for the selected “Late sender” waiting time metric. Finally, the third pane shows the dis-
tribution of the late-sender waiting time for the selected MPI Waitall call path across
processes. In this case, the processes are arranged in the logical 8x8x8 grid used by the
application.
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1D, 2D or 3D virtual process topology, Scalasca can record and display the performance data
within the application’s virtual topology. Besides the HAC approach by Schulz et al. [75],
Scalasca is one of very few production-grade tools which support such a visual mapping. As
we will see in the example section in Chapter 4, this feature can greatly help in understanding
complex performance phenomena.
2.3 The Scalasca Event Model
Scalasca uses event traces as basis for its detailed automatic performance bottleneck search
in parallel MPI, OpenMP, and hybrid MPI/OpenMP programs. Therefore, the underlying
event model captures all the necessary information to identify performance problems and re-
late them to the program and machine locations where they occur. A special focus lies on
capturing the MPI communication and OpenMP synchronization behavior: the event model
has been designed to support Scalasca’s automatic event-trace analysis of inefficient commu-
nication patterns, but it also facilitates other use cases beyond the automatic bottleneck search.
Advanced examples include a performance simulation approach to evaluate performance hy-
potheses [34], and trace visualization using Vampir or other tools.
Scalasca’s event model specifies programming-model independent events, such as events for
entering and leaving source code regions, and events that are specific to a certain programming
model, e.g. MPI or OpenMP. Every event contains a timestamp and additional information
(attributes) related to the action it describes. Table 2.1 lists the event types and their attributes
that are relevant for this dissertation.
The programming-model independent Enter (E) and Exit (X) events denote entering and leav-
ing source code regions, respectively. The region entered is specified as an attribute of the
Enter event, the region left in the Exit event is implied by assuming that region instances are
properly nested. Most commonly, regions are functions or subroutines, but they can also mark
basic building blocks such as a loop or a sequence of statements. The nesting of regions makes
it possible to reproduce the call path of an event in the trace, that is, the sequence of regions
entered leading to this event. The call-path information helps users to relate individual findings
in the trace to their calling context (e.g., main/foo/send or main/bar/send). Knowledge of
the call path is particularly useful to identify the calling contexts of MPI operations, which are
often issued from different places in the program.
2.3.1 MPI Events
Scalasca’s event model contains a number of event types to capture MPI point-to-point and
collective communication. Additionally, the model also includes events for MPI one-sided
communication, but since one-sided communication is not covered by this thesis, they are not
included in this discussion.
The MPI-related events provide a rich amount of information about the respective communica-
tion operation. For point-to-point communication, the collected attributes include the number
of bytes that were transferred, the communicator for every communication operation, source or
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Table 2.1: Event types in the Scalasca event model and their attributes. Each event additionally con-
tains a timestamp.
Symbol Event type Attributes
Entering and leaving code regions
E Enter Region entered
Hardware counter values (optional)
X Exit Hardware counter values (optional)
MPI communication
SR Send request Destination location
Message tag
Bytes sent
Communicator
Request ID (for non-blocking send)
SC Send completion Request ID
RR Receive request Request ID
RC Receive completion Source location
Message tag
Bytes received
Communicator
Request ID (for non-blocking receive)
CX Collective exit Collective root location
Bytes sent
Bytes received
Communicator
OpenMP events
F Fork
J Join
OX OpenMP collective exit Region ID
LA Aquire lock Lock ID
LR Release lock Lock ID
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Figure 2.2: Typical event sequences for MPI point-to-point communication. White and black circles
denote Enter and Exit events, respectively. White and grey squares denote the request
and completion events for send and receive operations, respectively. Events represented as
dashed squares are implied and not actually stored in the trace.
destination rank, and the message tag. For collective communication operations, the attributes
include the communicator, the number of bytes transferred, and the root rank for collective
broadcast or reduction-type operations.
MPI point-to-point messaging is modeled using four special communication event types. The
point-to-point event records are enclosed by enter and exit events that mark the beginning
and end of the MPI call and carry attributes of the specific communication operation at hand.
To capture both blocking and non-blocking communication, send and receive operations are
modeled with two events each, a request and a completion event. A request event is located
at the point where the operation was initiated (e.g., in an MPI Send or MPI Isend region for
a send operation, MPI Irecv for a receive operation, or MPI Start for either). Likewise, a
completion event is located at the point where the operation was completed (e.g., in MPI Recv
or MPI Wait). In the case of non-blocking communication, request and completion event carry
a request ID to match a request to its corresponding completion event (and vice versa). For
blocking communication calls, send completion and receive request events are not explicitly
written, but merely implied to be enclosed in the same MPI call region as the send request or
receive completion event. Their (implied) timestamp then corresponds to that of the enclosing
send region’s exit or receive region’s enter event, respectively.
Unlike point-to-point communication events, which are enclosed between enter and exit events
of the MPI call, MPI collective operations are modeled as a pair of an enter and a specialized
collective exit event on each process that participates in the collective operation. The special-
ized collective exit event replaces the standard exit event. This exit event record type is used
for all MPI collective operations, the specific operation at hand becomes apparent from the
name of the MPI call.
Figure 2.2 shows time-line diagrams representing typical event sequences for MPI communi-
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cation. Figure 2.2a shows a simple example of blocking communication, where send request
and receive completion event records are present between the enter and exit events of the MPI
calls; the send completion and receive request events are only implied. Figure 2.2c shows
a more complex example with non-blocking communication. Here, we find a send request
event record in the MPI Isend region on rank 1, and the corresponding send completion event
record in a subsequent MPI Wait region. The time line on rank 2 demonstrates how two re-
ceive completion event records are enclosed in a single MPI Waitall region, indicating that
both communication operations were completed in this MPI call. Example 2.2b shows the rep-
resentation of MPI collective operations as a combination of Enter and collective Exit events.
2.3.2 OpenMP Events
In a multi-threaded program, each thread writes its own event records. Scalasca’s event model
includes event types for OpenMP constructs. The fork and join event records denote creation
and termination of a new team of threads, respectively. These event records are only written on
the master thread. Child thread events only occur between fork and join. OpenMP constructs,
such as parallel regions, loops, or (explicit or implicit) barriers, are modeled as a code region
using an Enter and a special OpenMP collective exit record. Like the MPI collective exit
record, the OpenMP collective exit record replaces the regular exit record and contains all
information that the regular exit event would. In addition, there are lock aquire and lock
release events, which model e.g. critical sections or the OpenMP locking routines.
2.4 Wait-state Classification in Scalasca
In its current form, Scalasca’s automatic trace analysis detects wait states in various MPI and
OpenMP communication operations and classifies them by the type of wait-state pattern. This
section illustrates these concepts (i.e., what specifically constitutes a wait state in MPI and
OpenMP) and describes the different types of wait states detected by Scalasca.
2.4.1 Wait States in MPI Communication
The major focus of Scalasca’s wait state analysis is MPI communication. Scalasca character-
izes MPI wait states in a generic way, relying only on the communication semantics derived
from the MPI standard and not including specific details of any particular MPI implementa-
tion. So far, Scalasca detects wait states in point-to-point, collective, and MPI-2 one-sided
communication. However, this thesis discusses point-to-point and collective communication
only.
The wait-state detection has not been implemented for some non-communication operations
where they may also occur (e.g., MPI Probe, file I/O, or certain communicator management
operations). Moreover, wait-state detection is not possible in some cases for which the event
trace does not contain all necessary information. This problem particularly concerns some
collective operations that send a varying number of data elements to each process, such as
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Table 2.2: Types of wait states detected by Scalasca in MPI communication operations.
MPI call Type of wait states
MPI Send, MPI Ssend Late Receiver
MPI Recv Late Sender
MPI Sendrecv, MPI Wait variants Late Sender or Late Receiver
MPI Probe Wait-state detection not implemented
MPI Bsend, MPI Rsend, No wait states possible
MPI Iprobe, MPI Irecv,
MPI Isend variants,
MPI Start, MPI Startall,
MPI Test variants
MPI Bcast, MPI Scatter, “Late Broadcast” (Wait at 1-to-N collective)
MPI Scatterv
MPI Gather, MPI Gatherv, “Early Reduce” (Wait at N-to-1 collective)
MPI Reduce
MPI Scan, MPI Exscan Early Scan
MPI Allreduce, MPI Allgather, Wait at NxN collective
MPI Alltoall
MPI Barrier Wait at Barrier
MPI Allgatherv, MPI Alltoallv No wait-state detection possible
MPI Alltoallv). Section 6.2.3 explains these limitations in more detail. Table 2.2 shows
which type of wait state Scalasca detects in each MPI communication operation. In the fol-
lowing, the wait-state types and their theoretical background are explained in more detail.
Point-to-point Communication
Scalasca detects two basic types of wait states in point-to-point communication: late sender,
where a message receiver sits idle while waiting for a message to be sent, and late receiver,
where a sender of a synchronous message waits until the receiver is ready for the message
transfer.
A late-sender wait state occurs when an MPI call that is completing a receive operation blocks
because no matching send request had been issued by the time the call was entered. The
waiting time corresponds to the time between entering the receive completion function on the
receiver side and the time entering the send request function on the sender side. Except for
MPI Test (and its variants), which do not exhibit wait states by defintion, late sender instances
can occur in all MPI calls that can contain a receive completion event. Figure 2.3 illustrates
different forms of late-sender wait states in blocking and non-blocking MPI calls.
A late-receiver wait state occurs when an MPI call that is completing a synchronous send
operation blocks while the receiver is not ready to receive the message (i.e., it has not yet
posted a matching receive). The waiting time then corresponds to the time between entering
the send completion call on the sender side and the time entering the receive request call on the
receiver side. Figure 2.4 illustrates the concept for both the blocking and non-blocking cases.
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Figure 2.3: Late-sender wait states can occur in MPI Recv calls (blocking case, Fig. 2.3a) or any of the
MPI Wait calls (non-blocking case, Fig. 2.3b).
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Figure 2.4: Late-receiver wait states occur when messages are sent in synchronous mode and the re-
ceiver is not yet ready to receive the message. They appear in MPI Send calls (blocking
case, Fig. 2.4a) or any of the MPI Wait calls (non-blocking case, Fig. 2.4b).
It should be noted that this characterization of late-receiver wait states is a heuristic: because
it is not easily possible to determine whether a send operation was in fact synchronous (in a
generic way without support of the MPI library), some amount of time that was actually used
for the data transfer itself may erroneously be classified as late-receiver waiting time if there
is a partial overlap between the send and receive calls. However, since data transfer times
are typically small in comparison to actual waiting times, the late-receiver heuristic will still
correctly identify severe wait states while the error introduced by the misclassification effect
is negligible.
Collective Communication
The MPI standard does not explicitely specify synchronization semantics for its collective
communication operations. Collective operations may or may not be synchronous, their ex-
act synchronization behavior is implementation-specific. The only exception is the barrier,
which always synchronizes all participating ranks. However, the communication semantics
do imply some form of synchronization nonetheless: for example, a broadcast operation can-
not complete on any rank before the root rank has entered the operation. Scalasca detects and
classifies wait states that result from these implicit synchronization requirements. Figure 2.5
shows time-line visualizations of the different wait-state patterns in collective communication
Scalasca detects. Late broadcast wait states (Figure 2.5a) occur at 1-to-N collective operations
such as broadcast or scatter when ranks have to wait for the root process to enter the operations.
In N-to-1 operations such as reductions or gather, the root process may incur an early reduce
wait state (Figure 2.5b) when a non-root process enters late. Finally, for implicitly globally
synchronizing all-to-all data exchange operations such as allgather or alltoall, all ranks wait
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Figure 2.5: Wait states in MPI collective communication.
for the rank that enters last (Figure 2.5c). The same pattern also applies to the barrier.
2.4.2 Wait States in OpenMP Synchronization
Scalasca also identifies wait states at OpenMP synchronization points. However, the current
trace replay algorithm only supports a basic execution model where parallel regions are not
nested and the number of threads remains constant over the entire execution. It also does not
yet support OpenMP 3.0 tasks. Scalasca identifies and classifies wait states that synchronize
the entire team of threads, where it distinguishes between explicit barrier synchronization
for wait states that occur at an explicit synchronization point in the code (i.e., the barrier
construct), and implicit barrier synchronization for wait states that occur at implicit barriers at
the end of a parallel loop or a parallel region.
2.5 Trace Analysis Methodology
This section outlines the basic working principle behind Scalasca’s scalable wait-state search.
Figure 2.6 illustrates the trace analysis workflow in Scalasca. To prepare a program for a trace
measurement, it has to be instrumented first. Instrumentation inserts measurement code into
the program and adds the necessary libraries to perform trace (and runtime summary) measure-
ments. Scalasca supports a variety of instrumentation techniques: MPI events are captured by
wrapper functions which are implemented through the PMPI profiling interface [54, Chapter
14]. To instrument user code, Scalasca uses profiling interfaces built into modern compilers
that automatically insert measurement code at certain code points, such as entering or leav-
ing a function. An alternative is source-code instrumentation, where the measurement code
is directly inserted into the source code; either manually using an instrumentation API or au-
tomatically through a source-to-source compiler. Scalasca offers two automatic source-code
instrumentors: Opari [57], Scalasca’s instrumentor for OpenMP constructs, and a generic,
configurable solution based on TAU’s program database toolit (PDT) [25]. Both compiler and
source-code instrumentation require recompilation of the program. With the experimental bi-
nary instrumentor Cobi [59], it is also possible to instrument pre-compiled binary executables
for Scalasca measurement.
At runtime, the instrumented target program generates event records for the intercepted events
and writes them into a thread-local memory buffer. The buffer is flushed to disk at the end
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Figure 2.6: Scalasca’s parallel trace-analysis workflow. Gray rectangles denote programs and white
rectangles denote files. Stacked symbols denote multiple instances of programs or files,
run or processed in parallel.
of the execution, or in between if it is full. Users are strongly advised to make the memory
buffer large enough to contain the entire trace, since intermediate buffer flushes occur unsyn-
chronized and can heavily perturb the measurement. At the end of the execution, all threads
write their trace data in parallel, which allows them to utilize potential parallel I/O capabili-
ties of an underlying (parallel) file system. By default, each thread writes its own trace file.
However, metadata handling for a very large number of files can become a bottleneck at large
scale. As an alternative, it is possible to write traces using the SIONlib [21] I/O framework,
which maps an arbitrary number of virtual files onto a small number of physical files. While
the actual event records can easily be recorded and stored individually by each thread in a
distributed fashion, the identifiers for objects referenced in the event record attributes, such as
code regions, locations, or MPI communicators, need to be globally unique. Therefore, these
unique identifiers are created in an additional unification step at the end of the execution using
a scalable, parallel reduction approach [24, 23], and written to a global definition file.
After the execution of the target program has finished and trace files have been written to
disk, the Scalasca trace analyzer is launched. The analysis runs on the same number of pro-
cesses and threads as the target program. By making the trace analysis a parallel program in
its own right, Scalasca can utilize the distributed memory and processing capabilities of the
parallel machine for the trace analysis itself, and therefore achieve excellent scalability. Each
analysis thread loads the trace records of one of the original program’s threads. To compen-
sate for timestamp errors which result from unsynchronized clocks, an optional, distributed
timestamp-correction algorithm [7] can be applied in-memory before the actual analysis. Dur-
ing the actual bottleneck search, the analysis threads traverse their thread-local traces in par-
allel. When they encounter a synchronization point in the trace, the corresponding analysis
threads “replay” the original communication using an operation of similar type (but with dif-
ferent data), where they can exchange information that is necessary for the analysis at hand.
Figure 2.7 illustrates the approach. Consider an event trace of an MPI point-to-point data
transfer which incurs a late-sender wait state, as shown in Figure 2.7a. The point-to-point
operations are represented by a sequence of function enter, send (or receive, respectively), and
function exit event records. For the analysis, the corresponding analysis threads traverse the
traces in parallel (Figure 2.7b). When the analysis threads reach the original synchronization
point, they initiate a point-to-point operation using the same parameters (communicator, tag,
and source/destination) as the original communication, to transfer the timestamp of entering
the original send operation to the analysis thread for the receive operation (Figure 2.7c). There,
the analyzer compares the local and remote timestamps to determine the amount of waiting
time that occured at the receive operation.
Finally, the wait state instances are classified by their type (e.g. late sender) and accumulated
in a local (type, call-path) matrix. At the end of the trace replay, these local matrices are
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Figure 2.7: Parallel trace replay in Scalasca
merged into a global, three-dimensional (type, call-path, thread) matrix. This global report is
written to disk and can be explored with the Scalasca report browser (Figure 2.1).
2.6 Tracing Constraints and Requirements
While event tracing offers highly detailed insights into the dynamic performance behavior of
parallel programs, it is undeniably also an expensive technique, both in terms of the physical
resources and the effort required to set up useful experiments. This section gives an overview
of the issues associated with tracing and lists methods to mitigate these problems.
An obvious constraint is the amount of data that is generated. The size of a trace grows
(roughly) linearly both with the number of processes and the runtime of a program. Traces
of large-scale experiments can occupy a large amount of storage, and their analysis requires
significant I/O bandwidth and compute power for data processing. While parallel I/O and
distributed processing allows trace analysis to scale well with increasing numbers of processes,
the linear increase of trace size with program runtime typically limits the applicability of trace
analysis to short-running experiments. To address this issue, several groups developed (lossy)
trace compression solutions. ScalaTrace [63] compresses trace data both across the time and
process dimension online and can in some cases produce near-constant size communication
traces. Knu¨pfer [47] introduces an offline trace compression approach using CCG (complete
call graph) data structures to exploit redundancies in the trace data. These trace compression
approaches can often achieve impressive compression rates, but the compression works best
only in highly regular, iterative SPMD applications. Currently, Scalasca does not use trace
compression. However, as an extension considered for future releases, it is planned to keep
trace data in persistent memory segments after the measurement, where the analysis process
can read it. This approach can at least avoid the additional overhead for writing and recovering
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trace data from permanent storage.
Closely related to the problem of large amounts of data in trace experiments is the problem of
measurement overhead and dilation. Like any measurement technique, instrumentation alters
the behavior of the target program, so that the performance characteristics of the measured
program run may be different from its original behavior. The overhead should be kept as low
as possible to obtain an accurate representation of the original performance behavior in the
measurement.
Both trace size and measurement overhead are directly affected by the measurement granu-
larity. Fine-grained measurements produce a higher event rate which shows more detail, but
increase both overhead and trace size; while a too sparse measurement may miss important
performance details. Therefore, it is crucial to determine the optimal granularity before run-
ning a trace experiment. Scalasca provides means to filter user functions statically (i.e., at
compile time) or dynamically (i.e., at runtime), limit MPI events to certain types (e.g., only
point-to-point or collective events), or disable tracing entirely for a certain code region. The
latter functionality can be used to skip tracing of uninteresting program sections (e.g., the
initialization phase). It is highly recommended to apply filters for frequently executed, short-
running user functions, since these often incur high measurement overhead and unnecessarily
increase the trace size. To identify candidates for filtering, one typically performs a profile
measurement first before running a trace experiment.
Another important aspect to consider for event tracing of parallel programs is clock synchro-
nization. While some systems such as the IBM Blue Gene series do have a globally synchro-
nized clock, most parallel architectures, particularly clusters, only provide processor-local
clocks for time measurement. Since these processor-local clocks are typically not perfectly
synchronized, it is important to account for clock differences when comparing timestamps
from different sources. Scalasca uses linear offset interpolation of timestamps to compensate
for constant differences between processor clocks and linear clock drifts, and optionally ap-
plies an advanced controlled logical clock algorithm [7] to remove clock-condition violations
(e.g., messages appearing to be received before they were sent) resulting from non-linear clock
drifts.
Summary
Event traces record the entire dynamic execution behavior of a program up to (almost) any re-
quired level of detail. Thereby, they provide the foundation for in-depth performance analyses
using trace visualization tools or automatic bottleneck detection. The Scalasca performance
analysis toolset automatically detects patterns of wait states in previously recorded event traces
of MPI programs using a parallel, highly scalable trace search approach. This method provides
the technical basis for the imbalance characterization methods introduced in this dissertation.
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Characterizing Imbalance
Ideally, the workload in a parallel program is distributed evenly across all available processing
elements. However, because perfect balance is often difficult to achieve in practice, load- or
communication imbalance is one of the most frequent performance and scalability bottlenecks
in parallel programs. Imbalance occurs in various forms and patterns. This chapter discusses
typical patterns of imbalance in parallel programs, as well as common causes of imbalance
and possible solutions. Moreover, it also demonstrates the difficulties faced by performance
analysis tools in identifying imbalance, and finally presents an overview of previous work
related to characterizing imbalance in parallel programs.
3.1 Execution Model
Obviously, achieving an optimal distribution of workload across the available processing ele-
ments is key for efficient resource usage in parallel computing environments. In a typical HPC
environment, where multiple parallel programs may run simultaneously in different partitions
of one (or more) large machines, load balance must be ensured on multiple levels: each single
parallel program should use the partition it is assigned to efficiently, while the job scheduler
must achieve a good balancing of jobs across the machine to optimize the overall machine
utilization. The concepts developed in this dissertation primarily target (im)balance within a
single parallel program, with a particular emphasis on tightly coupled simulation codes. This
section outlines the particular execution model of parallel programs that the discussions in the
next chapters are based on.
While the model aims to be as generic as possible, some restrictions for the sake of simplicity
do apply. First, the basic model for the discussion of basic imbalance concepts is restricted
to programs with a single level of parallelism, in particular single-threaded message-passing
programs. Therefore, without loss of generality, we use the term “process” to describe a single
participant of a parallel program. Likewise, “processor” describes a single processing element,
which can either be a traditional single-core CPU, or one core of a multi-core CPU. The model
assumes that each process occupies a dedicated processor. Therefore, the model does not cover
execution modes where processes (partially) share a single processor, for example through
overloading/timesharing or SMT/HyperThreading modes.
We can model the execution of a parallel program in the form of a time line diagram with
separate time lines for each process, as shown in Figure 3.1. We assume that the entire parallel
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Figure 3.1: Time line model of parallel program execution. Each rectangle represents an activity. Ar-
rows between processes denote communication; the hatched areas inside communication
activities represent wait states.
resource is allocated from program start t0 until program end tw. This is a reasonable assump-
tion in the context of current HPC systems, reflecting the practice employed by virtually all
job schedulers. Thus, the total resource consumption of the program corresponds to the num-
ber of processes P multiplied by the total (wall-clock) runtime, tw− t0. In the following, the
term wall-clock time refers to fractions of the length of execution, and allocation time refers
to fractions of the resource consumption. While the wall-clock time is always a value between
0 and tw, the allocation time can be as large as P · (tw− t0). Conceptually, processes that fin-
ish earlier than tw idle in a wait state until the last process finishes (pseudo-synchronization).
Additional wait states may occur at synchronization points during execution due to load or
communication imbalance.
Boxes on a process time line represent the activities that this process performs. The length
of the box represents the duration of the activity. An activity in this context corresponds
to a single execution of a particular function or otherwise instrumented code section. The
activities a typical parallel program performs fall into various categories, such as floating-
point and integer operations, memory accesses, I/O, or communication and synchronization
operations. For simplicity, we classify these operations into just three super-categories: work
includes all operations that bring the actual computation forward, parallelization overhead
comprises extra operations necessary for the parallel execution (particularly communication
and synchronization), and wait states denote time intervals where processing elements sit idle
while they wait to synchronize with another processing element. In Figure 3.1, the colored
activity boxes represent work, the gray boxes represent communication or synchronization,
and the hatched gray areas represent wait states.
3.2 Load and Communication Imbalance
Now, we can depict the workload of a processor in terms of the execution time that it needs
to complete a piece of work. Note that the execution time not only depends on the amount of
work, but also on the processing speed. The total workload of a program then corresponds to
the total allocation time that the processing elements spend performing (useful) work. Ideally,
the workload in a parallel program is uniformly distributed across the processors, i.e., each
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process has the same workload. If this is not the case, a (work)load imbalance occurs. (In
the following, the term load imbalance is used as a shortcut for workload imbalance). Load
imbalance is characterized by workload deviation on one or more processes. In a parallel pro-
gram with P processes, the workload deviation δp of a process p corresponds to the difference
between the process’ workload wp and the average workload per process:
δp = wp− 1P
P
∑
i=1
wi
Note that the workload deviation can be positive or negative. A positive deviation is sometimes
referred to as overload, while a negative deviation is (somewhat awkwardly) called underload.
Load imbalance exists if one or more processes have a non-zero workload deviation. Hence,
workload deviation is a property of individual processes, whereas load imbalance is a global
property of the program or sub-program. It is often useful to examine load imbalance for single
modules or subroutines individually; however, let us first look at imbalance in the program as
a whole.
In comparison to perfectly balanced workload, load imbalance adversely affects performance.
This performance impact determines the severity of the imbalance. We can describe the perfor-
mance impact of imbalance both in terms of its impact on the program runtime (i.e., wall-clock
time), and in terms of its impact on resource consumption (i.e., allocation time). Assuming a
parallel program with P processes and a single, global synchronization at the end of the execu-
tion and no further parallelization overhead, the runtime impact It of load imbalance compared
to a perfectly balanced execution corresponds to the maximum workload deviation:
It = max
p
(
wp− 1P
N
∑
i=1
wi
)
As another side of the same medal, the allocation-time impact of the imbalance can simply be
expressed in terms of its runtime impact by multiplying it with the number of processes:
IT = P · It
Note that these simple formulas only apply to trivial cases. However, the following sections
describe various effects that influence the performance impact in real-world programs which
are not fully covered by these formulas. As a result, determining the actual performance
impact of an imbalance usually requires more sophisticated methods.
In addition to (work)load imbalance, programs may also exhibit imbalance in operations that
constitute parallelization overhead, especially communication. Besides the pure amount of
time spent in communication operations, the amount of data exchanged and the number of
communication partners of a process are useful metrics to characterize communication costs
and balance. The same properties that characterize load imbalance also apply to communi-
cation imbalance. In fact, workload and communication imbalance can be interrelated, and
balancing algorithms need to take communication balance as well as workload balance into
account.
33
Chapter 3 Characterizing Imbalance
3.3 Patterns of Imbalance
Imbalance in parallel programs occurs in a large variety of forms. We can study imbalance
patterns with respect to the distribution of workload or communication across processors,
and in iterative programs also with respect to its evolution and fluctuation over time. The
pattern has a significant impact on the severity of an imbalance, and may also complicate its
detection. This section demonstrates imbalance patterns that occur in parallel programs and
explains their implications. First, we examine load imbalance in real-world example programs
in a case study with the SPEC MPI benchmark codes. Then, Subsection 3.3.5 introduces some
more complex imbalance patterns specific to MPMD codes.
3.3.1 Experiment Setup
To study imbalance “in the wild”, we ran experiments with various codes, specifically those
in the SPEC MPI2007 benchmark suite [76] and the PEPC particle physics code [28]. All of
the experiments were performed on the Juropa cluster system at the Ju¨lich Supercomputing
Centre, a system comprised of 2208 compute nodes with two quad-core Intel Xeon X5570
(Nehalem-EP, 2.93GHz) processors each, 24 GB of memory per node, and a QDR InfiniBand
interconnect with a non-blocking fat-tree topology.
The SPEC MPI2007 benchmarks consist of various real-world MPI applications that represent
a broad range of application domains and parallelization schemes. We performed runs with
256 MPI processes for each of the eleven SPECMPI applications for which a large reference
input data set (“lref”) is available, and additionally included the 104.milc benchmark for which
only a medium-size configuration is provided.
3.3.2 Distribution across Processes
Examining the distribution of workload (and workload deviation) across processes reveals im-
portant insights into the characteristics of a load imbalance. Figure 3.2 visualizes the workload
deviation observed for each of the SPEC MPI applications. For each process, a vertical line
originating at a virtual, horizontal line that represents the average workload shows the work-
load deviation on that process. Hence, lines pointing upwards from the average-workload
line represent overloaded processes, and lines pointing downwards represent underloaded pro-
cesses. The green horizontal line on top of each plot shows the total runtime of the program,
thus providing a nice indicator of the overall overhead. Large spikes in the imbalance plots
suggest severe imbalance, whereas small deviation from the average workload baseline indi-
cates well-balanced workload. We can see that even the most well-balanced programs in the
case study (122.tachyon, 125.RAxML, and 126.lammps) still exhibit a small amount of im-
balance. Other programs, in particular 104.milc, 121.pop2, and 129.tera tf have large spikes
which indicate severe imbalances.
Figure 3.3 illustrates the workload distribution in the SPEC MPI benchmarks in the form of
workload histograms. The filled curves and spikes indicate how many processes finish their
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Figure 3.2: Workload imbalance per processes in the SPEC MPI benchmarks.
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Figure 3.3: Process workload histograms of the SPEC MPI benchmarks.
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work in a certain amount of time, which helps to identify clusters and specific distribution pat-
terns. In the workload histograms, a well-balanced workload appears as a single, sharp spike.
We can see such a spike for 122.tachyon, 125.RAxML, and 126.lammps. For the remaining
programs, we find a few distinct workload distribution patterns. In some cases (128.GAPge-
ofem, 137.lu, and 147.l2wrf2) the workload is (nearly) normally distributed, which appears
as a filled gaussian curve in the histogram plots. The width of the curve then indicates the
severity of the imbalance. For the remaining cases, we find multiple distinct clusters or spikes
in the workload histograms, which means there are two or more groups of processes with
(sometimes vastly) different workloads. In 145.lGemsFDTD, we find two distinct, almost
equally large clusters of processes with similar workloads. However, in the other cases, one
or more outliers or discrete smaller spikes in the workload histograms indicate significantly
different workloads on a minority of the processes. In some cases (104.milc, 121.pop2, and
143.dleslie), that minority is underloaded, while in others (129.tera tf and 132.zeusmp2) it is
overloaded. Most notably, in 129.tera tf, two small groups of processes have a 25% and a 50%
larger workload than the remaining processes, respectively. For 104.milc, the imbalance plot
(Figure 3.2) shows that a small group of the allocated processes actually does not participate
in the computation at all. Likewise, we find multiple clusters of significantly underloaded pro-
cesses in 121.pop2. To summarize, we observed the following important workload distribution
patterns:
• Normally distributed workload
• Two or more clusters of processes with similar workload, often with
– a minority of underloaded processes, or
– a minority of overloaded processes.
The workload distribution pattern is a good indicator of the original cause of an imbalance.
Because perfect load balance is almost impossible to achieve, pretty much all parallel algo-
rithms lead to at least some imbalance in a gaussian distribution pattern. There is not much a
programmer can do to prevent a minimal amount of imbalance, and, unless it grows too large,
also little need to. However, multiple clusters of processes with different workloads typically
indicate a deeper algorithmic problem or inefficient domain decomposition. Such an imbal-
ance should be adressed and analyzed. Sections 3.4 and 3.5 discuss causes of load balance
and their solutions in detail.
The distribution pattern also has a significant influence on the performance impact of an im-
balance. For example, a minority of overloaded processes (or, in the extreme case, only one)
can have an enourmous performance impact when other processes idle while waiting for the
overloaded ones to finish, whereas the impact of an underloaded minority may be negligible.
Moreover, if the maximum workload deviation remains constant, the allocation time impact of
an overloaded minority rapidly increases with increasing scale. In contrast, the performance
impact of the imbalance may actually decrease with higher scale in case of an underloaded
minority.
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Figure 3.4: Interference of superimposing imbalances in different activities
3.3.3 Interference between Imbalances
For performance analysis, it is useful to study not only global imbalance, but identify individ-
ual program locations that exhibit imbalance. However, to determine the actual performance
impact of an imbalance, it is necessary to take interference between imbalances occuring at
different locations into account. The interference patterns shown in Figure 3.4 illustrate why.
Similar to constructive or destructive interference effects of superimposing waves, superim-
position of imbalances with similar or different workload distribution patterns attenuate or
aggravate their overall performance impact. For example, Figure 3.4a shows a case where two
imbalances with opposing workload distribution patterns cancel each other out in such a way
that neither of the imbalances produces a negative performance impact. However, as Figure
3.4b shows, synchronization breaks the superimposition, so that the performance impact of
two imbalances can add up even if they have opposing workload distribution patterns. Obvi-
ously, multiple imbalances with a similar workload distribution pattern in different activities
also lead to a larger overall performance impact (Figure 3.4c). Because of these interference
effects, estimations of the performance impact of individual imbalances need to be based on
the actual overall resource waste that occured.
3.3.4 Transformation over Time
The iterative nature of typical simulation codes adds another dimension to the formation and
evolution of imbalances: the severity of an imbalance can increase or decrease, and the work-
load distribution pattern may change over time. Interestingly, these aspects have been largely
neglected by previous work. Therefore, workload or communication imbalance distribution
patterns that change over time expose a significant weakness in traditional, profile-based ap-
proaches to load-balance analysis.
Often, the distribution of workload across processes is determined in the beginning of an iter-
ative program and remains constant over the entire runtime, that is, each process performs the
same amount of work in every iteration. In this case, the workload distribution pattern and any
potential imbalance therein is static. Figure 3.5a illustrates such a static imbalance: the work-
load distribution is the same in each iteration, that is, each process retains the same amount
of workload deviation over the entire runtime. However, for some problems – for example,
simulation programs that apply adaptive mesh refinement – the workload processed by each
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Figure 3.5: Evolution of workload distribution patterns over time. An imbalance is static if the work-
load distribution pattern remains constant over time, and dynamic if the distribution pattern
changes over time.
process may change between iterations. This leads to a dynamic workload distribution, where
also the workload deviations may be different in each iteration. Analyzing dynamic imbalance
can be a challenge: approaches that use profiling may underestimate the performance impact
of dynamically changing imbalance, or in rare cases even fail to detect it at all. The (admit-
tedly extreme) example in Figure 3.5b illustrates why. Here, a program performs multiple
iterations of a computation with global synchronizations in between. There is one overloaded
process in each iteration, but the excess workload shifts to another process in every iteration,
so that the total, aggregate workload of each process is the same. An execution profile, where
data is aggregated along the time axis, will therefore not indicate any load imbalance at all,
in spite of its significant performance impact. More precisely, the profile may reveal that a
considerable amount of allocation time is wasted, but it is not possible to relate this informa-
tion to a specific imbalance. Analyzing dynamic imbalance requires means to trace changes of
program behavior over time, which makes it a considerably more complex undertaking than
the detection of static imbalance.
An example of a dynamic communication imbalance was found in the PEPC particle physics
code [28]. Analyses conducted by Szebenyi et al. [79] using time-series profiles and event
traces showed that a small subset of processes engaged in significantly more point-to-point
communication operations than others. Moreover, this imbalance grew steadily, and the com-
munication overload moved to neighboring processes over time. Further investigation revealed
that an adaptive load balancing scheme employed by PEPC did indeed balance the computa-
tional load well, but by doing so assigned a large number of particles to only a few processes,
which then induced the communication imbalance.
3.3.5 Imbalance in MPMD Programs
The use of domain decomposition as primary means for work distribution in most tightly-
coupled parallel programs facilitates the SPMD parallelization model, where the same pro-
gram is executed on all processors. However, as programmers need to explore new ways to
exploit the growing parallelism, we can assume that more programs begin to adapt hybrid
task/data decomposition schemes in MPMD-style models as outlined in Section 1.1.3. In a
typical execution model, different parts of a combined multi-physics application are imple-
mented as individual, tightly-coupled SPMD-parallel components, which run in parallel next
39
Chapter 3 Characterizing Imbalance
time
p
ro
ce
ss
es
(a) Intra-partition imbalance. Imbalance occurs
within the blue partition.
time
p
ro
ce
ss
es
(b) Inter-partition imbalance. Imbalance occurs
between the yellow and blue paritions, but not
within.
Figure 3.6: Intra- and inter-partition imbalance. The process space is partitioned into two (yellow and
blue) partitions, which perform different activities.
to each other in individual process partitions, and (typically infrequently) exchange data be-
tween each other either directly or via a separate coupler component. These MPMD programs
exhibit multi-level parallelism, so that we also have to consider imbalance on multiple levels.
Imbalance can occur within each process partition, but also on a global level when the wall-
clock time spent in individual partitions before an inter-partition data exchange occurs varies.
To distinguish these effects, we call imbalance within a process partition intra-partition im-
balance, and imbalance between partitions inter-partition imbalance. Figure 3.6 illustrates
these concepts. Inter-partition imbalance (Figure 3.6b) characterizes imbalances between dif-
ferent process partitions, i.e., a (wall-clock) time difference between two partitions before they
engage in a global data exchange. In contrast, intra-partiton imbalance (Figure 3.6a) charac-
terizes imbalance within a single SPMD partition.
This extended classification of imbalance in MPMD programs allows detailed conclusions
about the causes and nature of the imbalance, in particular when we study the performance
impact of imbalance in individual subroutines. Notably, approaches based on the aggregate
average execution time per process do not characterize imbalances in individual subroutines
correctly in MPMD environments.
3.4 Causes of Imbalance
A variety of reasons can cause load or communication imbalance in parallel programs. On a
high level, we can distinguish between program-internal and program-external causes.
3.4.1 Program-Internal Causes
Program-internal causes of imbalance comprise all factors influencing the workload and com-
munication distribution that are a direct result of the program’s own actions, produced either
by the algorithms used or the runtime configuration. Most importantly, this includes the choice
of the problem decomposition approach (e.g., task or domain decomposition) and its imple-
mentation. Scientific and engineering simulation codes often use domain decomposition, and
must ensure to decompose the computational domain in a way that places a similar workload
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on each process. This can be a challenging task. For once, the structure of the computational
domain may not be trivially divisible by the exact number of processes available. In many
codes, the physical objects being simulated have complex, highly irregular structures that are
difficult to decompose equally in the first place, e.g., machine parts in a fluid dynamics simula-
tion, or the earth’s land or ocean surface in a weather or climate simulation. Moreover, effects
caused by the dynamic physical processes being simulated in the program may shift workload
from one part of the computational domain to another, eventually causing a load imbalance or
requiring continuous re-balancing as the simulation progresses.
In many cases, communication imbalance can also be attributed to process-internal causes. For
example, processes may be assigned a different number of communication partners depend-
ing on their position in the simulated domain. A frequent communication imbalance pattern
occurs in programs using a regular 1D, 2D or 3D domain decomposition and a stencil com-
munication pattern: depending on the boundary conditions, processes assigned to the border
of the computational domain may have fewer communication partners than those assigned to
the interior. However, this usually affects only a minority of the processes and has a negligi-
ble performance impact. More serious communication imbalances can occur in engineering
codes which operate on complex geometries. Here, the decomposition approach used to map
the mesh or graph input data onto processes must not only consider the workload balance, but
also balance the number of communication links required and the amount of data transferred
per process in the resulting decomposition.
Obviously, in addition to load and communication balance, developers must also consider
other performance-relevant factors when optimizing a program, such as the communication
pattern, memory usage, or implementation complexity. In many cases, one may take a small
load imbalance into account in favor of, e.g., a more scalable communication pattern, or a
simpler algorithm.
3.4.2 Program-External Causes
Aside from the program’s implementation and configuration itself, program-external factors
imposed by the hardware or runtime environment may also lead to imbalance. Heterogeneous
systems that combine nodes with different processing speeds are an obvious source of imbal-
ance, but such systems are rarely used to run tightly-coupled simulation codes. A parallel
program that is expected to run in a heterogeneous environment usually includes measures to
compensate for different processing speeds. Even if the amount of data to process is perfectly
distributed across a homogeneous machine, imbalance may still occur: often, the actual data
values being processed have a strong influence on the workload if, for example, the conver-
gence speed of a numerical algorithm depends on the values being used.
An important cause of program-external imbalance is system noise. System noise is induced
by external processes that compete for (CPU) resources with the parallel program. Since HPC
systems typically do not run multiple user processes on a single processor, the term usually
describes background activities performed by the operating system or runtime environment.
When system noise interrupts program execution in an uncoordinated manner at random time
intervals, it can have a significant performance impact; especially on programs performing
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regular collective communication or global synchronizations. This effect was pointed out by
Petrini et al. in their now famous 2003 paper “The Case of the Missing Supercomputer Per-
formance: Achieving Optimal Performance on the 8,192 Processors of ASCI Q” [69]. There,
they found that at large scale, system noise randomly delayed a small number of processes in
nearly every iteration, which accumulated to a significant overall delay. In [35], Hoefler et al.
conduct detailed simulations to characterize the performance impact of various noise patterns
at different scales.
Program-external factors can also influence communication performance and, therefore, cause
communication imbalance. Notably, network contention can occur in cluster systems that run
multiple jobs simultaneously which share network resources (e.g., links, switches, or even
network adapters), so that communication activity in one job can slow down communication
in another. The distance between communication partners with respect to the network topol-
ogy creates a hierarchy of bandwidths and latencies which also affects communication times:
message transfers between distant nodes can take significantly longer than communication
between processors that are close together (e.g., on the same node) or even use shared caches.
3.5 Eliminating Imbalance
Effective methods and algorithms to partition computational domains among processes so that
workload is balanced and communication is minimized are essential prerequisites for creating
scalable parallel simulation programs. Since the general problem of optimally distributing
workload is NP-hard [68, “Load Balancing”], all practical approaches employ heuristics. Sev-
eral load balancing algorithms with different compromises in terms of the effort required ver-
sus the quality of the resulting workload distribution exist. Common startegies are recursive
bisection, space-filling curves, and graph partitioning.
Recursive bisection is a divide-and-conquer method, which splits the object graph into two
approximately equal parts, and continues to recursively subdivide each half individually until
a minimum partition size is reached. Bisection is a fast way of providing good partitions, and
can exploit parallel processing for the partitioning itself. However, the benefit depends on the
specific bisection algorithm used, which greatly influence partitioning quality and computa-
tional cost.
A space-filling curve is a mathematical function that maps a line onto the unit square, or the
entire N-cube in N dimensions. There are many space-filling curves, well-known ones used for
load balancing include the the Peano curve, the Morton curve, or the Hilbert curve. The space-
filling curve produces a one-dimensional representation of N-dimensional data. Once the data
has been linearized, the curve just needs to be split into equally-sized pieces. Moreover, a
good choice of space-filling curve preserves locality, and therefore minimize communication
costs.
The graph partitioning approach is based on a graph model of the communication pattern of
the program, with nodes representing discrete units of work, and weighted edges representing
communication. A load-balancing graph-partitioning algorithm splits the graph into (ideally)
equally-sized partitions while minimizing the total amount of communication across partition
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boundaries. Because the general graph-partitioning problem is again NP-hard, heuristics are
applied. The advantage of graph-partitioning load-balancing approaches is their flexibility and
generality, as object communication graphs can be constructed for any problem, irrespective
of the particular application domain. On the downside, graph-partitioning approaches are
computationally expensive, particularly for a large number of partitions.
In addition to the balancing algorithm itself, developers also need to decide when load balanc-
ing needs to be applied. With static problems, for example an ocean model in a climate code,
which does not change its shape during execution, it is sufficient to determine a balanced work-
load distribution only once in the beginning. In other cases, particularly engineering problems
where areas requiring more work change as the simulation progresses, require a dynamic load-
balancing strategy, i.e., a re-balancing of workload in regular intervals at runtime. Obviously,
these factors also affect the choice of the load balancing algorithm. For static problems, a
computationally expensive load-balancing algorithm that creates a high-quality distribution
is likely to pay off, whereas the runtime overhead of load balancing needs to be kept at a
minimum for dynamic problems.
Even without using advanced load-balancing algorithms in the code, some simple strategies
can help mitigating imbalance. Notably, increasing the overall workload or decreasing the
number of processes assigned to a problem often reduces the allocation-time impact of load
imbalance and improves parallel efficiency. Of course, downscaling is not always desired. An
entirely different approach to (quite literally) reduce imbalance costs was presented by Roun-
tree et al. in [72]: based on the notion that some load imbalance is unavoidable, their Adagio
system identifies underloaded processes and reduces their processor clock speed. While this
approach does not reduce the runtime impact of load imbalance, it attempts to reduce the
energy consumption of the system without loss of performance.
Increasing awarness of the impact of program-external sources of imbalance, particularly sys-
tem noise, led to the design of noise-reduced or noise-free HPC software environments. Some
concepts were already applied on the ASCI-Q. This includes obvious optimizations such as
deactivating all unnecessary background services, but also more advanced ones such as co-
scheduling the execution of the remaining background services between all nodes, so that the
background activity runs simultaneously on all processes and does not delay them at random.
Modern massively parallel systems such as the Blue Gene or Cray XT/E/K series of Super-
computers often use minimal, noise-free OS kernels instead of a full-featured Linux OS on
their compute nodes.
3.6 Related Work
As an important performance factor in parallel programs, load and communication imbal-
ance should be a priority target for the performance analysis of parallel applications. Most
of the currently available parallel performance-analysis tools shown in Section 1.2.3 focus
on data collection and visualization, and rely on their users’ abilities to identify performance
bottlenecks and imbalance manually with the help of statistical analyses and graphical visu-
alizations. However, several production and research tools also offer automatic identification
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and quantification of imbalance. This section provides an overview of previous work and lists
specific tools that support the analysis of imbalance, and discusses the general strengths and
weaknesses of the traditional profiling and tracing approaches used in current performance-
analysis tools with respect to imbalance analysis.
One problem shared by virtually all performance-analysis tools for parallel programs is their
inability to quantify the impact of process-external effects. This is because measurement
points are bound to the process under observation rather than the processor it is running on.
Instrumentation-based approaches take measurements only at events triggered by the process
itself, while sampling-based approaches usually take measurements only when the process
under observation is actually running. Therefore, profiles or traces never explicitly outline the
time not spent in the target process; instead, this time is subsumed in the activities that were
interrupted by the operating system. In principle, operating system monitoring is possible, but
it requires an instrumented OS kernel, which is typically not available on production-grade
parallel systems. In the context of parallel application monitoring, this approach was used in
an experimental setup with KTAU [60] to capture kernel performance data. In [61], Nataraj
et al. incorporated the KTAU kernel observations into user-level traces of MPI programs to
characterize the influence of kernel operations (i.e., system noise) on the parallel application
performance.
Calzarossa et al. [13, 14] calculate processor dissimilarities (local imbalances) from per-
process summary profiles and use these to derive dispersion indices for activities (work or
communication) and code regions (subroutines, loops, or statements). The dispersion indices
represent a measure of the imbalance within an activity or code location. They then define
scaled indices of dispersion that take the wall-clock time spent in the activity or code location
into account, and rank the scaled dispersion indices to identify the most suitable candidates
for performance tuning. CrayPat [17] calculates imbalance metrics from summary profiles
and visualizes them graphically in a graphical user interface. Notably, their imbalance metrics
include the imbalance percentage, which represents the relative “badness” of an imbalance;
and imbalance time, which represents the potential runtime savings (i.e., the runtime impact).
Both approaches calculate imbalance metrics for individual program locations. However, they
do not incorporate the effects of interference between imbalances in different program loca-
tions when characterizating the severity of an imbalance. Tallent et al. [80] avoid this pitfall
using an approach that is more related to the root-cause analysis presented in this dissertation,
but based on summary profiles instead of event traces. Their work is discussed in more detail
in Section 4.5.
Analysis approaches based on summary profiles, as employed by the tools mentioned above,
are useful, lightweight instruments to detect (static) imbalance. Statistics derived from per-
process workload data (such as maximum, minimum, mean and average workload as well as
the standard deviation) provide good indicators for the presence and severity of imbalance.
Most importantly, as pointed out in Section 3.2, the difference between maximum and average
per-process workload serves as a measure for the runtime impact of an imbalance, assuming
the imbalance is static. Moreover, suitable visualizations of the per-process data – such as
the imbalance plots or the workload histograms shown in Section 3.3.2 – help in identifying
workload distribution patterns. The biggest drawback of profile-based approaches is their in-
ability to determine the performance impact of dynamically changing imbalance accurately.
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While static imbalance can be easily identified, the aggregation of performance data over time
hides imbalance that dynamically shifts between different processes, so that the performance
impact of such an imbalance can be severely underestimated when it is derived from a profile.
Recognizing this problem, Huck et al. [37] use phase profiles to uncover otherwise hidden
inefficiencies. Because the phase profiles lack information on the amount of wait states, Huck
uses the application simulator Dimemas [11] to determine the theoretical “ideal” wall-clock
time the program main loop would take if all communication finished instantaneously. The
fraction between this ideal execution time and the maximum aggregate per-process workload
represents the “micro load imbalance” proportion resulting from dynamic workload shifts that
classic summary profiles miss. However, because phase profiles do not retain the exact order-
ing of events, Huck notes that his simulation approach may be less accurate than trace analysis
in the presence of large amounts of point-to-point communication. Moreover, the phase pro-
filing approach requires users to explicitly instrument the program’s main loop. Huck’s work
is one of very few load-balance analysis approaches that supports the analysis of non-SPMD
programs: by clustering the performance data before the analysis, he can apply the analysis
to each process partition in a composite MPMD program individually. However, examining
results from different process partitions separately misses potential imbalance issues that may
be introduced by the process partition composition itself.
Approaches using event tracing or phase profiling retain temporal information that allows
the identification of dynamic imbalance and determine its performance impact accurarely,
but at the cost of higher storage space requirements. To adress the storage implications of
event traces capturing the full two-dimensional process-time space, Gamblin et al. [22] apply
wavelet transformations borrowed from signal processing to obtain fine-grained but space-
efficient time-series load balance measurements for SPMD codes. The resulting data can be
visually examined in a graphical 3D browser that allows users to spot both static and dynamic
imbalances easily, but the approach does not facilitate a quantitive analysis of the performance
impact of an imbalance. It is also limited to the analysis of SPMD codes.
In conclusion, we find that each of the existing load (im)balance analysis solutions lacks in at
least one area needed for an all-encompassing imbalance analysis. In particular, quantifying
the exact performance impact of dynamic imbalance reliably using a generic approach that is
applicable to any parallel program appears to be difficult to accomplish.
3.7 Requirements for Imbalance Analysis
Generic and reliable performance-analysis solutions that support the characterization of im-
balance must be able to detect the various forms and patterns of imbalance which may occur
in parallel programs, as discussed in this chapter. To summarize, these are
• Workload (and communication) distribution across processes, specifically
– Normal (gaussian) distribution
– Overloaded minority
– Underloaded minority
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• Interference effects
– Cancellation
– Aggravation
• Temporal variation of workload distribution
– Dynamic imbalance
– Static imbalance
• Multi-level imbalance, e.g. in MPMD codes
– Intra-partition imbalance
– Inter-partition imbalance
Moreover, determining the severity of an imbalance in a specific subroutine must be based
on its actual performance impact in terms of wall-clock or allocation time waste. From these
findings, we can extrapolate the following requirements for a reliable, generic automatic im-
balance analysis solution:
• Support developers by relating performance waste caused by imbalance to the program
locations where it originates from. To assist in the search for the underlying algorithmic
causes of an imbalance, make the imbalance pattern distinguishable.
• Quantify the severity of an imbalance in terms of its actual performance impact. In
particular, take interference effects of imbalances with opposing distribution patterns
into account.
• Take the dynamic shift of imbalance between processes over time in iterative programs
into account.
• Present results in a compact, easily understandable, intuitive way.
• Generic applicability: a solution should work for both SPMD and MPMD programs
• Work at large scale; both with respect to the measurement and analysis itself and with
respect to the visualization of results.
Creating a tool that follows all the requirements listed above is a challenging task. In fact,
while the significance of each of these requirements has also been recognized by other research
groups before, currently no single solution fulfills all of the requirements.
Summary
Load and communcation balance is one of the most important parallel performance character-
istics, and as such it should be an important agenda item in performance evaluations of parallel
programs. Imbalance can emerge from various program-internal or program-external factors.
Depending on the cause, imbalance occurs in a variety of patterns, both with respect to the
distribution of load across processes and its evolution over time, and to a great extent, this
pattern determines the performance impact of the imbalance. However, complex imbalance
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patterns also complicate the detection and quantification of imbalance. Specifically, simple,
profile-based analysis solutions cannot capture dynamically changing imbalance patterns in
iterative programs reliably.
To optimally assist developers in identifying imbalance bottlenecks in their codes, perfor-
mance-analysis tools need to identify and highlight imbalanced activities in the code and accu-
rately quantify their performance impact. A survey of previous work revealed that no existing
solution currently fulfills all of these requirements. The delay analysis and the critical-path
analysis, which will be presented in the following chapters, close this gap.
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Chapter 4
Identifying Root Causes of Wait
States
Wait states – periods where processes or threads sit idle at synchronization points – are a good
indicator for inefficient parallelism. While wait states are originally caused by workload or
communication time differences (delays) prior to synchronization points, propagation effects
may spread them across the entire system, and thereby severely increase the performance
impact of the original delay. The large distance between symptom and cause of wait states
also complicates the search for their root causes. This chapter introduces the delay analysis
as a solution to identifying such problems. As a solution to identifying such problems, this
chapter introduces the delay analysis, which maps delay costs in terms of waiting time onto the
program locations where wait states are caused. The delay analysis revisits an idea from earlier
work by Meira Jr. et al. [52, 53], but unlike Meira’s approach, the delay analysis highlights
the long-term effects of wait state propagation explicitly and works in a much more scalable
way.
The chapter is organized as follows: First, Section 4.1 establishes a terminology and a general
model to describe the formation of wait states. Section 4.3 outlines the implementation of
the delay analysis within Scalasca’s event-trace analysis framework. Section 4.4 then presents
several case studies that demonstrate the findings and enhanced insight provided by the delay
analysis. Finally, Section 4.5 discusses prior and related work.
4.1 A Wait-State Formation Model
Load- or communication imbalance in a parallel program typically leads to wait states at sub-
sequent synchronization points. Moreover, in the presence of complex point-to-point process
interactions, a long chain of events may separate wait states from their root causes. Under-
standing how and where wait states form and propagate is vitally important for finding a
reasonable starting point for their reduction. This section introduces the wait-state formation
model underlying the delay analysis. It describes the creation of wait states from imbalances
(delays) and their propagation through the system, and provides a cost model that attributes
the observed waiting time back to their root causes.
While Section 4.2 describes the complete formal model, this section first outlines the basic
concepts and terminology using a simple example. Figure 4.1 shows the execution of a parallel
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Figure 4.1: Formation of wait states in a parallel program. Regions labeled S and R denote send and
receive operations, respectively; hatched areas represent wait states. Delay in comp on
process 1 causes a wait state in R1 on process 2, which propagates to R2 on process 3. The
costs of the delay correspond to the sum of the short-term costs (for the wait state it causes
directly) and long-term costs (for the wait states it causes indirectly).
program in the form of a time-line diagram, where the activities performed by a process are
shown as rectangles on the time line, and the length of the recangle represents the time spent in
the activity. Edges between two process time lines denote communication or synchronization.
The example demonstrates how wait states form and propagate, as we will see in the following.
4.1.1 Wait States
Wait states are intervals through which a process sits idle. They occur within communication
operations when one process waits for synchronization with another process. Hence, leaving
the wait state requires progress on another process. A typical example is the late sender wait
state, where the receiver of a message has to wait until the sender initiates the message transfer.
The amount of a wait state (or waiting time) is the length of the interval it covers. In Figure 4.1,
both processes 2 and 3 exhibit wait states (shown as hatched areas).
An important effect that contributes to the formation of wait states is wait-state propagation:
a wait state may itself delay a subsequent communication operation and thereby cause more
wait states later on. Hence, wait states originating from a single source can propagate through
the entire system. With this propagation effect in mind, wait states can be classified in two
different ways depending on where we start analyzing the chain of causation that leads to their
formation.
Starting from the cause, we can distinguish direct and indirect wait states. A direct wait state is
a wait state that was caused by some “intentional” extra activity that does not include waiting
time itself. For example, wait state R1 in Figure 4.1 is a direct wait state because it was caused
by excess computation in function comp on process 1. However, since the wait state R1 itself
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delays the send operation S2, the excess computation is also indirectly responsible for the wait
state in R2 on process 3, which is therefore denoted as indirect wait state. In other words, an
indirect wait state is a wait state that was only indirectly caused by “intentional” activities,
while its immediate cause is propagation of some previous wait state. On the other hand,
process 3 in Figure 4.1 also exhibits a direct wait state from communication imbalance: the
actual receipt of the message on process 2 delays the dispatch of the message to process 3.
Looking at wait-state formation starting from the effect, we can distinguish between wait states
at the end of the causation chain and those in the middle. A wait state which sits at the end of
the causation chain and, thus, does not propagate any further is called a terminal wait state. In
Figure 4.1, the wait states on process 3 are terminal because they do not propagate further. In
contrast, the wait state R1 on process 2 is a propagating wait state because it is responsible for
the wait state on process 3. Both classification schemes fully partition the set of wait states,
but each in different ways. For example, a terminal wait state can be direct or indirect, but
it can never be propagating. Terminal wait states are often found at global synchronization
points.
4.1.2 Delay
A delay is the original root cause of a wait state, that is, an interval that causes a process (or
thread) to arrive belatedly at a synchronization point, which in turn causes one (or more) other
processes or threads to wait. As such, the term “delay” refers to the act of delaying rather than
the state of being delayed. A delay is not necessarily of computational nature and may also
include communication. For example, an irregular domain decomposition can easily lead to
excess communication when processes have to talk to different numbers of peers. However, a
delay itself does not include any wait states. Wait states that are direct causes of subsequent
wait states would be classified as propagating wait states. In Figure 4.1, delay occurs in
function comp on process 1, where excess computation leads to a wait state on process 2
at the next synchronization point. In addition, the actual message receipt on process 2 also
constitutes a delay.
4.1.3 Costs
A delay may be small compared to the amount of wait states it causes. To identify the delays
whose remediation will yield the highest benefit, we need to know their overall influence on
waiting time. This notion is expressed by the delay costs: The costs of a delay are the total
amount of wait states it causes. However, it is often also useful to study the direct effects
of a delay in isolation. Therefore, we distinguish between the amount of wait states a delay
causes directly and the amount it causes indirectly through wait-state propagation, and divide
the delay costs into short-term and long-term costs. Short-term costs cover direct wait states,
whereas long-term costs cover indirect wait states. The total delay costs are simply the sum
of the two. The costs are not named “direct” and “indirect” costs because of their established
meaning in business administration. In Figure 4.1, the amount of the wait state R1 constitutes
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the short-term delay costs of the delay in comp on process 1, and the amount of the wait state
it indirectly causes in R2 on process 3 constitutes its long-term delay cost.
Note that the costs of a delay can be much larger than the delay itself. For example, a delay that
lets many processes idle simultaneously in a collective operation can incur significant short-
term delay costs. In particular, however, wait-state propagation in programs with complex
communication chains can lead to huge long-term delay costs, an effect that can be observed
in various examples in Section 4.4.
The primary result of the delay analysis is a mapping of the costs of a delay onto the call paths
and processes where they occur, offering a high degree of guidance in identifying promising
targets for load or communication balancing.
4.2 Delay Cost Calculation
As we have learned so far, the delay costs of a call path describe its overall impact on the
formation of wait states. This section shows how exactly delay costs are computed for a
generic parallel program.
4.2.1 Program Model
We can model a parallel program as as set of processes P, with each process executing a
sequence of activities in parallel. We assume that each process occupies a single processing
element exclusively, and executes exactly one activity at any time. A tuple (p, i) ∈ P×N
denotes the ith activity executed by process p. The function Enter : P×N→ R denotes the
time an activity started executing, while Exit : P×N→R denotes the time at which it finished
executing.
An activity represents the single execution of a particular piece of program code, for example,
one instance of a function invocation. The program location can be identified through its call
path. The function Callpath : P×N→C determines the call path executed by an activity (p, i)
on process p in the set of call paths C.
4.2.2 Synchronization Points and Wait States
For the two-sided communication models studied here, each process participating in a data
transfer or synchronization operation must actively invoke a communication activity. Com-
munication activities that are non-local can only complete when another process reaches a
corresponding activity. One example is an MPI Recv call, which can only complete after the
remote process sent a matching message using one of the MPI Send variants. Ideally, both
processes should begin their corresponding communication activities at the same time.
If the completion of an activity (p, i) on process p depends on a remote activity (q,k) being ex-
ecuted on another process q, and process p enters (p, i) before process q enters (q,k), these two
activities constitute a synchronization point. Hence, a synchronization point S = ((p, i),(q,k))
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is a tuple (P×N)×(P×N) of two activities (p, i) and (q,k) for which the following conditions
hold:
• Completion of activity (p, i) depends on the execution of activity (q,k). This property
is derived from the semantics of the underlying communication system.
• Activity (p, i) starts earlier than activity (q,k)
Enter(p, i)< Enter(q,k).
• There is some overlap between the two activities
Exit(p, i)> Enter(q,k).
For the time interval between entering (p, i) on process p and entering (q,k) on process q,
activity (p, i) is in a wait state. The amount of waiting time in activity (p, i) – denoted as
ω(p, i) – is given by
ω(p, i) = Enter(q,k)−Enter(p, i).
4.2.3 Synchronization Intervals
A wait state occurs when one process enters an activity on which another process depends
late. That is, the wait state in activity (p, i) at a synchronization point S = ((p, i),(q,k))
occurs because process q starts executing activity (q,k) later than process p starts executing
(p, i). Anything that led process q to arrive late must have occured in the interval before
synchronization point S, but after the previous synchronization point between the same two
processes.
An interval between two subsequent synchronization points is called a synchronization in-
terval. Formally, a synchronization interval ζ(S′,S) = ((p, i′, i),(q,k′,k)) is a composite tuple
((P×N×N)× (P×N×N)) for which the following conditions hold:
• S′ = ((p, i′),(q,k′)) and S= ((p, i),(q,k)) are synchronization points between processes
p and q
• S′ and S are subsequent synchronization points, that is, there is no other synchronization
point between the same two processes within ζ(S′,S)
@S′′ =
(
(p, i′′),(q,k′′)
)
where i′ < i′′ < i∧ k′ < k′′ < k.
All direct causes of the wait state in synchronization point S = ((p, i),(q,k)) will be found
within the corresponding synchronization interval ζ(S′,S) = ((p, i′, i),(q,k′,k)) on process q.
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4.2.4 Causes of Wait States
We distinguish two types of direct wait-state causes: delays and wait-state propagation. How-
ever, it is in general not possible to isolate the specific cause(s) of the wait state. Therefore,
we assign the blame for a wait state equally to all possible wait-state causes (i.e., delays and
propagating wait states) in the synchronization interval, with each identified cause receiving
an amount of blame that is proportional to its severity. The following subsections explain in
detail how propagating wait states and delays are characterized.
Wait-state propagation
A propagating wait state is a wait state that itself delays subsequent communication. Thereby,
waiting time propagates to further wait states later on. In the synchronization interval ζ =
((p, i′, i),(q,k′,k)) associated with a wait state in activity (p, i), wait states that occur on pro-
cess q (i.e, in activities (q, l) where k′ < l < k and ω(q, l) > 0) as a result of communication
with other processes are considered propagating wait states, because they delay process q’s
arrival at the synchronization point ((p, i),(q,k)). As wait states do not perform any “useful”
work, we consider propagating wait states to be direct causes of the resulting wait state.
Delays
Delays represent non-waiting excess times on one process within a synchronization interval
that lead to a wait state. For the synchronization interval ζ = ((p, i′, i),(q,k′,k)), the combined
excess time in activities on process q which is not spent in similar activities on process p
represents delay which contributes to the wait state in (p, i).
Two processes can perform any number or kinds of activities within the synchronization in-
terval. For example, a process q may execute shorter, but more activities within the synchro-
nization interval than process p, which in total takes more time than on p. Also, the precise
position of an activity within the synchronization interval is irrelevant for its contribution to
the delay: activities at the beginning of a synchronization interval may just as well be a cause
of the wait state than those at the end. Therefore, delay is not a property of the individual
activities in the synchronization interval, but of the program locations (i.e., call paths) that are
executed.
Direct delays in a synchronization interval ζ = ((p, i′, i),(q,k′,k)) are, in essence, all call
paths whose execution without wait state takes more time on process q than on process p.
This includes load imbalance, where process q simply spends more time in a call path than
process p, but also additional call paths which are only executed on process q but not on p
within the synchronization interval.
The delay of a call path in a synchronization interval is determined by comparing the execution
time of that call path within the synchronization interval on both processes. Waiting time is
excluded from the execution time comparison and instead categorized as propagating waiting
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time. Therefore, the execution time of a call path c within an interval of activities [i′, i] on
process p, denoted as d(p,i′,i)(c), is given by
d(p,i′,i)(c) = ∑
j=i′+1...i−1 |Callpath(p, j)=c
Exit(p, j)−Enter(p, j)−w(p, j) (4.1)
The excess execution time δζ (q,c) of a call path c within the synchronization interval ζ =
((p, i′, i),(q,k′,k)) is then the (positive) difference between the total execution time of c on
process q and process p:
δζ (q,c) =
{
d(q,k′,k)(c)−d(p,i′,i)(c) if d(q,k′,k)(c)> d(p,i′,i)(c)
0 otherwise
(4.2)
Note that the execution time difference d(q,k′,k)(c)− d(p,i′,i)(c) can be negative for some call
paths. This happens when the delaying process q spends less time in these call paths than
the waiting process p, while the combined time of all activities executed on q in the synchro-
nization interval still exceeds that of process p. Since the execution time difference in these
call paths can obviously not contribute to the waiting time (instead, it only mitigates higher
excess times in other call paths), they are disregarded as wait-state causes. In contrast, any call
path with an excess execution time greater than 0 within ζ constitutes delay, and is therefore
considered a direct cause of the wait state in (p, i).
4.2.5 Delay Costs
While the excess execution time δζ (q,c)> 0 tells if call path c is a delay within synchroniza-
tion interval ζ , it does not yet represent the actual amount of waiting time for which the delay
is responsible. There are primarily three reasons for this:
• The effect of the excess time in call path c may be mitigated by excess time in another
call path on the waiting process.
• The same excess time in an activity can be responsible for wait states on other processes
as well (this is particularly important for collective communication).
• The excess time does not cover the indirect effects through wait-state propagation onto
wait states further away.
To accurately reflect the contribution of each program location to the formation of wait states,
we map delay costs equal to the amount of waiting time they cause in a specific way onto
the program locations where excess time in a synchronization interval leads to wait states.
Moreover, to distinguish direct effects of excess time on the wait state at the end of the syn-
chronization interval and indirect effects through propagation of that wait state, we divide the
costs into short-term and long-term costs. Short-term costs cover the direct effects, long-term
costs cover the indirect effects. The total delay costs match the entire amount of waiting time
in the program, and their distribution reflects the amount to which delays in each program
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location are responsible for wait states. Hence, the delay costs represent a mapping from a
process/call-path location to the amount of delay costs in that location:
Short-term cost : P×C→ R
Long-term cost : P×C→ R
Delay costs are proportionally distributed among the call paths with delay found in a synchro-
nization interval in such a way that the sum of all direct wait-state causes (i.e., propagating
wait states and delays) in that interval matches the corresponding target cost. The short-term
target cost for a synchronization interval belonging to the wait state in activity (p, i) is the
waiting time ω(p, i) itself. The long-term target cost for the interval is the wait state’s propa-
gation costs ϕ(p, i), which represents the total amount of waiting time caused by propagation
of the wait state in (p, i) later on.
The total delay costs of a call path c on process p are the sum of the costs of (q,c) in each
synchronization interval ζ where (q,c) constitutes delay (i.e., δζ (q,c) > 0). The costs are
calculated as follows:
Short-term cost(q,c) = ∑
ζ=((p,i′,i),(q,k′,k))
1
δˆζ + ωˆζ
δζ (q,c) ω(p, i)
Long-term cost(q,c) = ∑
ζ=((p,i′,i),(q,k′,k))
1
δˆζ + ωˆζ
δζ (q,c) ϕ(p, i)
The fraction 1
δˆζ+ωˆζ
is a scaling factor to map the length of each individual delay proportionally
(with respect to all direct wait-state causes) to the target costs. Here, δˆζ and wˆζ represent the
aggregated length of all delay excess times and the total length of all wait states in synchro-
nization interval ζ = ((p, i′, i),(q,k′,k)), respectively:
δˆζ = ∑
c∈C
δζ (q,c) ωˆζ =
l<k
∑
l=k′+1
ω(q, l)
The propagation costs ϕ(q, l), which are used to determine the long-term delay costs in the
synchronization interval assigned to a wait state in an activity (q, l), represent the sum of both
the direct and indirect contributions of that wait state to all further wait states later on. To
calculate the propagation costs, we therefore recursively aggregate the short-term and long-
term contributions of this wait state in all synchronization intervals where it constitutes a
propagating wait state:
ϕ(q, l) = ∑
ζ=((p,i′,i),(q,k′<l,l<k))
1
δˆζ + ωˆζ
ω(q, l) (ω(p, i)+ϕ(p, i))
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Propagation costs are assigned to propagating wait states in a similar fashion as delay costs
are assigned to delays. However, while short-term and long-term delay costs correspond to the
waiting time ω(p, i) or the propagation costs ϕ(p, i) of the affected synchronization intervals,
respectively, the propagation costs of the propagating wait state correspond to the sum of the
two, and thereby capture the propagating wait state’s direct and indirect effects. The recursive
nature of calculating propagation costs from propagation costs of the newly caused wait states
thus provides the means to incorporate long-distance effects in the calculation of long-term
delay costs.
4.2.6 Wait-state Propagation Characteristics
To make wait-state propagation itself observable, we also classify wait states by their position
in the propagation chain. Therefore, we use two different wait-state classifications:
• A partition into propagating versus terminal wait states indicates which wait states prop-
agate further and which do not.
• A partition into direct versus indirect wait states indicates how much waiting time is a
result of wait-state propagation, and how much is directly caused by delays.
The following subsections show how these partitions are determined.
Propagating and terminal waiting time
The propagating waiting time reflects the amount of waiting time to which a wait state itself is
directly responsible for wait states later on. As explained earlier, the “blame” for a wait state is
distributed proportionally among all its potential direct causes in the associated synchroniza-
tion interval. Therefore, for a wait state in an activity (p, i)with the associated synchronization
interval ζ = ((p, i′, i),(q,k′,k)) which is partially caused by a propagating wait state in activity
(q, l), k′ < l < k, a specific portion of the waiting time in activity (q, l) is classified as propa-
gating waiting time. Similar to the calculation of short-term delay costs in the synchronization
interval, we use the scaling factor 1
δˆζ+ωˆζ
to determine this portion.
Since a wait state can constitute a propagating wait state in multiple synchronization intervals,
the final portion of propagating waiting time assigned to this wait state is the maximum portion
of propagating waiting time determined for it in any synchronization interval. Hence, for a
wait state in an activity (q, l), the portion of propagating waiting time is calculated as follows:
Propagating waiting time(q, l) = max
ζ=((p,i′,i),(q,k′<l,l<k))
1
δˆζ + ωˆζ
ω(q, l) ω(p, i)
The portion of waiting time which is not propagating waiting time is classified as terminal
waiting time, as is the entire waiting time in any wait state that does not propagate at all.
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Direct and indirect waiting time
The partitioning of waiting time into direct and indirect waiting time indicates to which amount
a wait state’s direct causes were delays or wait-state propagation, respectively. This partition-
ing is again determined by the principle of distributing the blame for the wait state proportion-
ally among all direct wait state causes. Hence, to calcualte the fraction of indirect waiting time
(i.e., the portion caused by wait-state propagation) in a wait state in an activity (p, i), we apply
the scaling factor 1
δˆζ+ωˆζ
of the associated synchronization interval ζ = ((p, i′, i),(q,k′,k)) to
the total amount of waiting time ωζ on the delaying process q in ζ . To obtain the absolute
amount of indirect waiting time in activity (p, i), we then apply this factor to the waiting time
w(p, i):
Indirect waiting time(p, i) =
1
δˆζ + ωˆζ
ωˆζ ω(p, i)
Accordingly, any waiting time which is not indirect waiting time is classified as direct waiting
time.
4.3 A Scalable Delay Analysis Approach
The reference implementation of the delay analysis is based on Scalasca’s trace analysis frame-
work, utilizing its parallel trace replay technique. Other than the simple wait-state search
performed so far, the delay detection and cost aggregation requires a significantly enhanced,
multi-step analysis process. This section describes the underlying algorithms and concepts
used in the reference implementation, in particular the extended trace-replay workflow and
the backward replay step that performs the delay detection and cost accounting. Finally, it
discusses the presentation of the delay analysis results in Scalasca’s report visualization com-
ponent.
4.3.1 Trace Replay
To ensure scalability, the delay analysis follows the same parallelization strategy as Scalasca’s
pure wait state analysis does, leveraging the principle of replaying the communication opera-
tions recorded in the trace in parallel. The basic principle has already been outlined in Section
2.5 and is explained in detail in [26]. Here, we examine the specific characteristics of the
algorithm that are important for the discussion of the delay analysis implementation.
The trace replay runs on the same number of processes as the target program. Specifically,
the analysis of an MPI program will run with the same number of MPI ranks as the original
program. Each MPI rank of the analysis program processes the trace file of the corresponding
rank in the target program. It does not have direct access to a trace of another rank. The
analysis processes can exchange data at communication events encountered in the trace. For
example, at an MPI collective communication event, the corresponding analysis processes
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can exchange data. At point-to-point communication events, the analysis process processing
the original sender’s trace sends a message to the rank processing the original receiver’s trace,
using similar message parameters (communicator, destination rank, and tag) but different data.
The trace replay can be performed either in forward or backward direction. Unsurprisingly,
a forward replay processes the trace from the beginning to the end. In contrast, a backward
replay processes a trace backward in time, from its end to its beginning, and reverses the roles
of senders and receivers. Hence, for MPI point-to-point events in the trace, messages are
now sent from the original receiver to the original sender. The parallel backward replay was
originally applied in Scalasca in the context of the scalable timestamp synchronization [7].
As we will see in the following, the backward replay also suggests an elegant solution for the
calculation of delay costs.
4.3.2 Delay Detection
Other than the pure wait state analysis, the delay analysis requires multiple replay passes
over the trace. First, a set of setup passes performs preparatorial steps required for the delay
analysis, in particular the synchonization point detection. The actual delay analysis is then
performed in a backward replay. Starting from the endmost wait states, this allows delay costs
to travel from the place where they materialize in the form of wait states back to the place
where they are caused by delays. Finally, an additional pass classifies wait states with respect
to wait-state propagation into the classes direct vs. indirect and propagating vs. terminal,
respectively. Overall, the entire analysis now consists of several replay passes:
1. Three preparatorial replays that perform the wait-state detection and annotate commu-
nication events with information on synchronization points and waiting times incurred.
2. The backward replay that performs the actual delay analysis. For all wait states detected
during the preparatorial replays, it identifies and classifies the delays causing them and
calculates their cost.
3. A post-processing forward replay that divides wait states into the propagating vs. termi-
nal and direct vs. indirect classes.
Synchronization-point detection
Figure 4.2 presents a detailed overview of the five replay passes. During the first three replay
passes, the analysis processes annotate (i) each wait state with the corresponding amount of
waiting time, and (ii) each synchronizing MPI event (synchronization point) with the rank of
the remote process involved. The annotations will be needed later to identify the synchroniza-
tion intervals where delays occured.
A synchronization point is a communication event of synchronizing nature, that is, any com-
munication event where a wait state occurs on at least one of the participating processes. For
the delay analysis to work correctly, synchronization points must be marked on each process
participating in a synchronizing communication operation. Note that any information aquired
on one process is not automatically available to other processes, but has to be transferred there
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Figure 4.2: Trace analysis replay passes performed for the delay analysis. The green and blue darts
within the boxes indicate wether the stage performs a forward or backward replay. The
box marked in red indicates the backward replay stage that performs the delay detection
and cost accounting.
explicitly. Moreover, point-to-point data transfers can only follow the original communica-
tion paths found in the trace along the direction (forward or backward) of the current replay.
Therefore, annotating a point-to-point operation as a synchronization point requires two re-
play passes: one wait-state detection pass to identify and mark the wait state on the process
where the wait state occured, and a second synchronization-point forwarding pass in opposite
direction to mark the corresponding communication event on the process where the wait state
was caused. Because late-receiver wait states are identified in a backward replay, a total of
three replay passes is required to annotate all point-to-point synchronization points. Of the
three preparatorial replay phases, the first (forward) one annotates communication events that
incur or inflict wait states in MPI collective communication and those that incur point-to-point
late-sender wait states. The second (backward) replay annotates synchronization information
to communication events that inflict late-sender wait states as well as those that incur late-
receiver wait states, and the third (forward) replay finally annotates those events that inflict
late-receiver wait states.
Delay identification
The actual delay analysis is performed during the backward replay in the fourth analysis stage,
which is marked in a darker color in Figure 4.2. Whenever the annotations indicate a wait state
identified during the preparatorial stage, the algorithm determines the corresponding synchro-
nization interval, identifies the delays and propagating wait states causing the waiting time,
and calculates the short-term and long-term delay costs.
As defined in Section 4.2, a synchronization interval covers the time between two consecu-
tive synchronization points of the same two ranks where runtime differences can cause wait
states at the end of the interval. Whereas the communication event associated with the wait
state marks the end point of the interval, its beginning is defined by the previous synchroniza-
tion point involving the same pair of ranks. As the communication operations are reenacted
in backward direction in the course of the algorithm’s execution, the costs are successively
accumulated and transferred back to their source.
Figure 4.3 illustrates the delay analysis for a late-sender wait state. The example exhibits a
delay in activity comp2 and a propagating wait state induced by some influence external to
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Figure 4.3: Delay detection for a late-sender wait state via backward replay. Original messages are
shown as solid arrows, whereas messages replayed in reverse direction are shown as dashed
arrows.
the scene in communication activity R2 of the sender (i.e., process 1). This causes a late-
sender wait state in the communication activity R3 of the receiver (i.e., process 2). To identify
the delay during our analysis, both sender and receiver determine the total accumulated time
except waiting time spent in each call path within the synchronization interval, as depicted by
Equation (4.1). The communication operations at the end of the interval are excluded. These
time durations are stored in time vectors ~d(1,R1,S3) on the sender and ~d(2,S1,R3) on the receiver,
respectively. In addition, the sender also determines its waiting-time vector ~ωs, which contains
the amount of waiting time in each (communication) call path visited on the sender within the
interval. This is necessary to distinguish delay from propagating wait states. The receiver
sends its time vector ~d(2,S1,R3) via the reversed communication (dashed arrow) to the sender,
which calculates the delays for each call-path region by subtracting the corresponding values
in the time vectors, as described by Equation (4.2), and stores the results in the delay vector
~δ . The delay vector now contains the execution time differences (excluding waiting time)
between sender and receiver for all call paths that exhibit delay. In the subsequent steps, the
algorithm calculates the actual delay costs for the current synchronization interval.
Delay cost accounting
In the next step, the algorithm determines the short- and long-term costs of the detected delay
and maps them onto the (call path, process) tuples where the delay occurred. For the example
in Figure 4.3, the short-term costs simply correspond to the amount of direct waiting time
incurred by process 2 in R3. The amount of direct waiting is obtained by dividing the overall
waiting time in R3, which is transferred to process 1 during the backward replay, into direct
and indirect waiting time at the ratio of the amount of delay in δˆ versus the amount of waiting
time in ωˆs, respectively. The short-term costs are then mapped onto the delaying call paths
by distributing the amount of direct waiting time proportionally across all call paths involved
in the delay. Likewise, propagating waiting time is mapped onto the call paths suffering wait
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Figure 4.4: Source-related accounting of long-term costs via backward replay and successive accu-
mulation of indirectly induced waiting time. The waiting time w(3,R4) first travels to its
immediate cause, wait state R3 on process 2, from where it is propagated further to its
ultimate cause, the delay on process 1.
states in the synchronization interval on process 1 by proportionally distributing the amount
of indirect waiting time across the call paths in ~ωs.
To calculate the long-term costs of the detected delay, we need to know the total amount of
waiting time that was indirectly caused via propagation. Therefore, communication events
where waiting time was detected are further annotated with a propagation factor ϕ , which
represents the costs indirectly caused by this wait state later on. These propagation factors
are initialized with zero and updated in the course of the backward replay. The long-term
costs are propagated backwards by transmitting the propagation factor of a wait state back
to the delaying process, where it is used to calculate long-term delay costs and to update the
propagation factors of wait states present in the synchronization interval. In this way, the delay
costs are successively accumulated as they travel backward through the communication chain
until they reach their root cause(s). Hence, we can accurately incorporate distant effects into
the calculation of the overall delay costs in a highly scalable manner.
The more complex example in Figure 4.4 illustrates the data flow necessary to accomplish
the source-related accounting of long-term costs. Here, delays in region instances comp1 and
comp2 on process 1 cause a wait state in R3 on process 2, which in turn delays communication
with process 3, resulting in another wait state in R4 on process 3. The backward replay starts
at the wait state in R4 on process 3. The waiting time w(3,R4) of this wait state is transmitted
to process 2 via reverse communication. There, the propagation factor ϕ(2,R3) of the wait state
in R3 is updated to account for the amount of waiting time caused by its propagation. Next,
both R3’s waiting time w(2,R3) and its propagation factor ϕ(2,R3) are transferred to process 1,
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where they are mapped onto the initial delay in comp1 and comp2 in synchronization inter-
val ((2,S1,R3),(1,R1,S3)). The waiting time w(2,R3) represents the short-term costs, and the
propagation factor ϕ(2,R3) represents the long-term costs.
Cost accounting for MPI collective communication
The general principle of the backward-replay based accounting method also applies to collec-
tive operations, but with some subtle differences.
Since MPI does not specify explicit synchronization semantics for most collective communi-
cation operations, the delay analysis follows implicit synchronization semantics that can be
derived from the MPI standard, in the same way as Scalasca’s pure wait-state analysis (Sec-
tion 2.4.1). Hence, for n-to-1 and n-to-n communication and synchronization operations, such
as barrier, all-to-all or (all)gather/(all)reduce, delay costs are assigned to the last process that
enters the operation (because the operation can only complete after all processes have entered
it). For 1-to-n communications (broadcasts), delay costs are assigned to the root process of
the operation (because all processes have to wait for the root to send its data, but may exit
before all other processes have received the data). In contrast to the point-to-point case, the
time vector of the delaying process is broadcast to all processes participating in the operation.
Now, every process determines the delaying call paths and calculates the delay costs for the
amount of waiting time occurring locally on that process. The individual cost contributions
are then accumulated in a reduction operation and finally assigned to the delaying process.
4.3.3 Visual Representation of Delay Costs
As already outlined in Section 2.2, Scalasca stores performance data that was measured or
inferred from the automatic trace analysis in a three-dimensional [metric, call path, process]
structure. Metrics are organized in a hierarchy, with each additional level providing further
detail to a more general metric. A prominent example is the time hierarchy. On the top level,
this hierarchy encompasses the entire allocation time used by the program. A sub-level denotes
the portion of allocation time spent in MPI communication, which is then further subdivided
into the time spent in point-to-point or collective communication. The waiting times detected
by the wait-state analysis are also incorporated into this hierarchy. Figure 4.5a shows the
organization of the MPI waiting time subhierarchy of a Scalasca wait-state analysis report.
Each wait-state pattern (late-sender, late-receiver, late broadcast, etc.) is represented by an
individual metric node.
Since the assignment of delay costs onto delaying call paths and threads and the classification
of wait states into either direct/indirect or propagating/terminal ones is orthogonal to the per-
formance pattern subdivision in the existing time hierarchy, the new metrics calculated by the
delay analysis form additional metric hierarchies next to the existing ones. While the wait-
state patterns in the time hierarchy mark the program locations where the wait states occur,
the delay cost metrics mark the program locations where the delays that cause them occur.
The overall amount of delay costs is equal to the total amount of wait states. Because delay
costs directly complement the wait states, it is useful to subdivide delay costs according to the
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Figure 4.5: Metric hierarchies of wait states and associated delay costs in Scalasca report displays.
wait-state patterns (late sender, late receiver, etc.) that Scalasca distinguishes. This way, users
can easily see which delays are responsible for which type of wait state. The resulting delay
cost hierarchy (Figure 4.5b) reflects this subdivision. Furthermore, it distinguishes long-term
and short-term costs of the delays responsible for each wait-state pattern. When a delay metric
node is expanded, the node itself shows the short-term delay costs, while the long-term costs
are shown explicitly in the “Long-term costs” sub-nodes. Users can collapse the sub-nodes to
obtain the overall delay costs assigned to a program location.
The classification of wait states into propagating vs. terminal and direct vs. indirect wait
states is shown in additional metric hierarchies (Figure 4.5c). Because the two classification
schemes are orthogonal (since they divide the same wait states in different ways), both form
independent top-level metric hierarchies. For simplicity reasons, these hierarchies are not very
deep – in fact, they only have two sub-nodes each (direct/indirect and propagating/terminal,
respectively), according to the scheme.
Figure 4.6 shows the representation of delay costs in Scalasca’s report browser Cube. The left
pane contains (among other metric hierarchy) the delay cost hierarchy. The center pane shows
which call paths exhibit the delay costs selected on the left. Finally, the right pane illustrates
the distribution of these delay costs across the processes. The values for each process can
be listed in text form in a simple system hierarchy tree, or color-coded in a graphical display
of either the machine topology or, for applications that arrange their processes in a logical
one-, two-, or three-dimensional grid, the logical application topology. Often, the logical
topology display helps relating a performance-data distribution pattern to specific concepts in
the underlying algorithm. In the example in Figure 4.6, the arrangement of processes in the
virtual three-dimensional topology used by the application illustrates that delays located in a
spherical region in the center of the virtual domain exhibit particularly high delay costs.
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Figure 4.6: Visualization of delay costs in the Scalasca report browser. The left pane shows the delay
cost hierarchy, where the current selection marks the short- and long-term costs of delays
causing late-sender wait states. The middle pane shows the selected delay costs in all call
paths. The right pane shows the distribution of delay costs for the selected call path across
all processes.
4.4 Evaluation
The delay analysis has been implemented in a fully working prototype within the Scalasca
framework and applied to various HPC simulation codes. Technical characteristics of the un-
derlying trace replay approach, which is used by both the delay and critical-path analysis,
will be discussed later in Chapter 6. The case studies presented in this section highlight the
insights the delay analysis offers into the formation of wait states and their root causes. We
examine three different MPI codes: the astrophysics simulation code Zeus-MP/2 [32], the sea
ice model of the Community Earth System Model [85], and the plasma-physics code “Illumi-
nation” [27, 28]. All measurements were taken on the 72-rack IBM Blue Gene/P computer
Jugene at the Ju¨lich Supercomputing Centre.
4.4.1 Zeus-MP/2
The first case study is the astrophysical application Zeus-MP/2. The Zeus-MP/2 code performs
hydrodynamic, radiation-hydrodynamic (RHD), and magnetohydrodynamic (MHD) simula-
tions on 1, 2, or 3-dimensional grids. For parallelization, Zeus-MP/2 decomposes the com-
putational domain regularly along each spatial dimension and uses non-blocking MPI point-
to-point communication to exchange data between neighboring cells in all active directions
of the computational domain. This study examined the 2.1.2 version on 512 processes simu-
lating a three-dimensional magnetohydrodynamics wave blast, based on the “mhdblast XYZ”
65
Chapter 4 Identifying Root Causes of Wait States
 0
 1000
 2000
 3000
 4000
 5000
 6000
First Second Third Fourth
Ag
gr
eg
at
ed
 w
ai
tin
g 
tim
e 
(se
co
nd
s)
Communication phase
Direct
Indirect
(a) Composition of waiting time in different
communication phases of Zeus-MP/2
 0
 1000
 2000
 3000
 4000
 5000
 6000
 7000
 8000
 9000
lorentz() i-loop j-loop k-loop
D
el
ay
 c
os
t (s
ec
on
ds
)
Delay origin (call path)
Short-term cost
Long-term cost
(b) Short- and long-term costs of delays in four
dominant call paths of Zeus-MP/2
Figure 4.7: Distribution of short- and long-term delay costs and direct and indirect wait time in Zeus-
MP/2.
(a) Computation (b) Waiting time (c) Delay costs
Figure 4.8: Distribution of computation time, waiting time, and total delay costs in Zeus-MP/2 across
the three-dimensional computational domain.
example configuration provided with the distribution. The number of simulated time steps was
limited to 100 in order to constrain the size of the recorded event trace.
The wave-blast simulation requires 188,000 seconds of allocation time in total, 12.5% of
which is waiting time. Most of this waiting time (75.6%) can be attributed to late-sender
wait states in four major communication phases within each iteration of the main loop, in the
following denoted as first to fourth communication phase. As Figure 4.7a shows, the domi-
nant part of the waiting time in these communication phases is indirect. Regarding the root
causes of the waiting time, the delay analysis identified four call paths as major origins of
delay costs: the lorentz subroutine and three computational loops within the hsmoc subrou-
tine, which are referred to as i-loop, j-loop and k-loop in the following. Within the main loop,
the lorentz() subroutine is placed before the first communication phase, the i-loop before the
second, and the j-loop and k-loop before the third and fourth communication phases, respec-
tively. Figure 4.7b illustrates the mapping of short- and long-term delay costs onto the call
paths responsible for the delays. Especially the lorentz routine and the i-loop region exhibit
a high ratio of long- versus short-term delay costs, indicating that delays in these call paths
indirectly manifest themselves as wait states in later communication phases.
The visualization of the virtual process topology in the Scalasca report browser allows us
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Figure 4.9: Propagation of wait states caused by delays in the lorentz subroutine. These delays
cause direct wait states in the first communication phase, which induce indirect wait states
at the surrounding layer of processes and travel further outward during the second and third
communication phase.
to study the relationship between waiting and delaying processes in terms of their position
within the computational domain. Figure 4.8a shows the distribution of workload (compu-
tational time, without time spent in MPI operations) within the main loop across the three-
dimensional process grid. The arrangement of the processes in the figure reflects the virtual
process topology used to map the three-dimensional computational domain onto the available
MPI ranks. Obviously, there is a load imbalance between ranks of the central and outer regions
of the computational domain, with the most underloaded process spending 76.7% (151.5 s) of
the time of the most overloaded process (197.4 s) in computation. Accordingly, the under-
loaded processes exhibit a significant amount of waiting time (Figure 4.8b). Examining the
delay costs reveals that almost all the delay originates from the border processes of the central,
overloaded region (Figure 4.8c). The distribution of the workload explains this observation:
Within the central and outer regions, the workload is relatively well balanced. Therefore, com-
munication within the same region is not significantly delayed. In contrast, the large difference
in computation time between the central and outer region causes wait states at synchronization
points along the border.
These findings indicate that the majority of waiting time originates from processes at the bor-
der of the central topological region. Indeed, visualizing direct and indirect wait states sep-
arately confirms the propagation of wait states. Figure 4.9 shows how delay in the lorentz
subroutine at the border of the central region causes direct wait states in the surrounding pro-
cesses during the first communication phase, which in turn cause indirect wait states within
the next layer of processes and propagate further to the outermost processes during the second
and third communication phase.
Unfortunately, resolving the imbalance issues in the Zeus-MP/2 case study was out of the
scope of this thesis. The high delay costs assigned to the major computational kernels of the
program clearly show that an imbalanced workload is the root cause of the wait states. Zeus-
MP/2 uses a static, regular domain decomposition to distribute workload across processes,
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Figure 4.10: Computation time histogram (left) and distribution across the process grid in the 2D ap-
plication domain show a significant overload on processes assigned to polar regions. Ad-
ditional imbalance is introduced by assigning processes to land-only grid points, which
do not participate in the computation at all.
which produces the inefficiencies we observed when the workload within different regions of
the application domain varies. To solve this problem, the developers need to adopt a load-
balancing scheme, possibly one of the approaches mentioned in Section 3.5.
4.4.2 CESM Sea Ice Model
In the second case study, the delay analysis was applied to an early version of the sea ice
component of the Community Earth System Model (CESM) climate code. The measured
configuration used a 1◦ dipole grid of the earth and a Cartesian grid decomposition on 2048
MPI processes.
This configuration suffers from severe load imbalances. The first of these is a result of the
domain decomposition in the form of a uniform, high-resolution grid of the earth. Since the
sea ice model obviously only applies to ocean regions, processes assigned exclusively to land
regions do not participate in computation or communication at all. Also, processes assigned to
regions where land and ocean overlap have less workload than processes assigned to all-ocean
regions. A second load imbalance exists between processes assigned to open ocean regions
and those assigned to sea ice (i.e., polar) regions, which have a significantly higher workload
than the others.
The workload histogram in Figure 4.10a illustrates the severity of the imbalances. In addition,
the mapping of computation times onto the 2D grid used by the application in Figure 4.10b
visualizes the imbalance in the application context. In the histogram, we find a first cluster
of processes that has nearly no workload, which corresponds to the processes assigned to
land grid points. The largest cluster of processes, apparently the ones assigned to open ocean
regions, receive about 52 seconds of computational work. However, a relatively small but
widely spread out group of processes – the ones assigned to sea ice regions – receive workloads
of up to 200 seconds.
As a result of the imbalance, many processes suffer late-sender wait states in the point-to-
point nearest-neighbor MPI data exchange following the computation. Figure 4.11a illustrates
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the distribution of these wait states across the computational grid. Essentially, all processes
assigned to open ocean regions incur wait states; the median waiting time is 106 seconds.
Note that processes assigned to land-only grid points do not participate in the data exchange
at all, and therefore do not incur late-sender wait states. The delays responsible for the late-
sender wait states are located on the border between sea ice and open ocean processes, as
we can see in Figure 4.11b. However, wait states on most processes assigned to open ocean
areas are a result of wait-state propagation. The classification of wait states into direct versus
indirect and propagating versus terminal wait states performed by the delay analysis allows us
to observe the propagation effect directly. First of all, the distribution of indirect wait states in
Figure 4.11d confirms that wait states on most processes are indeed produced by propagation.
Direct wait states are only located on processes immediately surrounding the sea ice regions
in the process grid, as can be seen in Figure 4.11c. From the distribution of propagating wait
states shown in Figure 4.11e, we can see that wait states propagate both southwards from
the northern polar region as well as northwards from the southern polar region towards the
equatorial region of the domain. Terminal wait states (Figure 4.11f) are primarily located on
processes assigned to the equatorial ocean regions and on shores, where the propagation chain
ends.
Similar to the Zeus-MP/2 case study before, the CESM sea ice model illustrates how delays on
a few processes spread wait states over a significant part of the process space. The distinction
between propagating and terminal wait states makes these effects transparent. Moreover, the
example also shows how the visual mapping of performance data such as delays and wait states
onto the virtual process topology used by the application greatly improves the understanding
of performance phenomena.
It should be noted that the experiments were run at a larger scale than typically used in pro-
duction runs. The limited scalability of the regular domain decomposition for the sea ice
calculation is known, and is expected to produce significant imbalance for large-scale runs.
Currently, the developers investigate better load balancing schemes, in particular space-filling
curves, to achieve better balance at large scale.
4.4.3 Illumination
The last case study presented here is Illumination, a 3D parallel relativistic particle-in-cell
code for the simulation of laser-plasma interactions [28, 27], where the delay analysis was
able to shed light onto an otherwise obscure performance phenomenon. The code uses MPI
for communication and I/O. In addition, it employs the Cartesian topology features of MPI to
simplify domain decomposition and the distribution of work, allowing the code to be easily
executed with different numbers of cores. The three-dimensional computational domain is
mapped onto a two-dimensional logical grid of processes. As in the case of Zeus/MP2 and
the CESM sea ice model, the logical topology can be conveniently visualized in the Scalasca
report browser.
This study examined a benchmark run over 200 time steps on 1024 processors. The traditional
wait-state analysis showed that the application spent 55% of its runtime in computation and
44% in MPI communication, of which more than 90% was waiting time in point-to-point
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(a) Total late-sender wait states (b) Delay costs
(c) Direct late-sender wait states (d) Indirect late-sender wait states
(e) Propagating late-sender wait states (f) Terminal late-sender wait states
Figure 4.11: Wait-state propagation in the CESM sea ice model visualized by mapping propagation
metrics onto the 2D process grid used by the application. Wait states are created by
delays on processes at the border of sea ice and open ocean regions, after which they
propagate northwards from the south and southwards from the north, respectively (bottom
left) before they terminate on processes assigned to the equatorial and coastal regions
(bottom right).
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Figure 4.12: Runtime composition and quantitative comparison of the original versus the revised ver-
sion of Illumination. In the revised version, the indirect waiting time was significantly
reduced and wait states were partially shifted from point-to-point to collective communi-
cation. A slight increase in computation time was caused by additional memory copies
needed in the context of the switch to non-blocking communication.
communication (Figure 4.12). In particular, a large amount of time – 91% of the waiting
time, and 36% of the overall runtime – was spent in late-receiver wait states. There was also a
notable computational load imbalance in the program’s main loop, as shown in Figure 4.13a by
the distribution of computation time across the process grid, where processes within a circular
inner region obviously need more time than those outside. The measured computation time
varies between 16 and 22 seconds per process.
An investigation using the delay analysis quickly revealed the root cause of the late-receiver
wait states. First of all, the analysis shows that here, too, most of the waiting time (95%)
is a result of propagation. Examining the delay cost metric leads us to the beginning of the
propagation chain. The analysis shows that, interestingly, the delays carrying the highest
costs do not originate from the computational load imbalance in the main loop: they is only
responsible for 10% of the observed waiting time. Instead, we find the highest delay costs
assigned to the MPI operations performing the data exchange. In fact, more than 75% of the
waiting time originate from delays caused by the communication itself. As in the case of
ZeusMP/2 and the CESM sea ice model, a visual analysis of the performance metrics mapped
onto the virtual domain of the application helps to understand the underlying performance
phenomena. Figure 4.13c shows the topological distribution of the total delay costs across the
2D domain of the application. The delay costs form a pattern of horizontal stripes which bears
little resemblance to the pattern of the computational imbalance. Moreover, the distribution
pattern of short-term delay costs in the communication call paths that carry the highest delay
costs, shown in Figure 4.13d, reveals that with the exception of the border processes, the
underlying problem occurs across all processes of the two-dimensional grid. Together, these
findings suggest that the main problem is actually an inefficient communication pattern as
such: in a sense, the communication impedes itself.
The data exchange between neighboring processes in Illumination was implemented using a
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sequence of blocking MPI point-to-point calls. However, this approach imposes a strict or-
der in which messages are processed, so that even if another communication on a process
would be able to complete, any delay or wait state early on in the message chain will block
the remaining outstanding communications. This is especcially true when the MPI implemen-
tation uses synchronous communication, as observed in the example. When exchanging the
blocking MPI communication routines in the code with their non-blocking counterparts and
using MPI Waitall to complete outstanding requests in an arbitrary order, the waiting time
is substantially reduced. Against the background of the delay analysis results, this seems
now plausible because wait states in one operation no longer delay subsequent communica-
tion calls. Another performance analysis was performed with the revised version of the code.
As Figure 4.12 illustrates, this version indeed shows a significant performance improvement.
More than 80% of the program runtime is now consumed by computation, 11% by wait states
in collective communication, and only 5% by wait states in point-to-point communication.
The computational load imbalance remains, however, the delay costs now clearly identify
delay within the computational part of the main loop as the major cause of the waiting time.
The distribution of delay costs in the topology display (Figure 4.13e) now resembles a ring
pattern around the inner imbalanced region of the domain, and accentuates the computation
time gradient between the overloaded inner and underloaded outer region. Hence, the delay
analysis confirms the load imbalance as the single root cause of the bulk of waiting time
and, thus, indicates that the waiting time cannot be significantly reduced any further without
actually resolving the load imbalance itself.
4.5 Related Work
A number of research projects target the detection and analysis of imbalance as a source of in-
efficiency in parallel programs, but only few of these cover wait-state propagation or consider
the link between wait states at synchronization points and imbalances causing them. While
the large body of prior work covering imbalance analysis in general has already been adressed
in Section 3.6, this section discusses prior work which is conceptually related to the delay
analysis in particular.
The delay analysis approach is inspired by the work of Meira Jr. et al. in the context of the
Carnival system [52, 53]. Using event traces of program executions, Carnival identifies the
differences in execution paths leading up to a synchronization point and explains the waiting
time in terms of those differences. This waiting time analysis is implemented as a pipeline of
four independent tools: The first stage extracts execution steps (i.e., activities) from the trace
file. These activities are combined to execution paths for every instance of waiting time during
the second stage. The third stage partitions the activities into equivalence classes so that for
every class only one representative needs to be stored. The fourth stage finally isolates the
differences between matching paths, yielding one or more characterizations for each program
location that exhibits wait states.
In comparison, the delay analysis is similar to Meira Jr.’s approach on a conceptual level, but
offers far greater scalability through its parallel design. Moreover, the theoretical foundation
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underlying the delay analysis includes a concise terminology and cost model that requires only
a few powerful, orthogonal concepts to explain the most important questions related to the for-
mation of wait states. Although Meira Jr.’s characterization of wait states through differences
in execution paths incorporates wait-state propagation implicitly, it does not explicitly distin-
guish between long-term and short-term effects. It also does not provide means to analyze
wait-state propagation itself, which the delay analysis does through its distinction between
propagating/terminal and direct/indirect wait states.
Again leveraging the post-mortem analysis of event traces, Jafri [44] applies a modified ver-
sion of vector clocks to distinguish between direct and indirect wait states. However, neither
does his analysis identify the responsible delays, as the delay analysis does, nor does his se-
quential implementation address scalability on large systems. While his sequential implemen-
tation may take advantage of a parallel replay approach to improve its scalability, the general
idea of using vector clocks to model the propagation of waiting time from one process to an-
other, which is inherently a forward analysis, may be confronted with excessive vector sizes
when waiting time is propagated across large numbers of processes.
In [80], Tallent et al. describe a method integrated in HPCToolkit [3] to detect load imbal-
ance in call-path profiles that attributes the cost of idleness (i.e., wait states) occuring within
globally balanced call-tree nodes (balance points) to imbalanced call-tree nodes that descend
from the same balance point. Tallent’s approach also uses a highly scalable parallel program
to perform the load-imbalance detection automatically in a post-mortem analysis step. How-
ever, whereas the delay analysis operates on comprehensive event traces, Tallent’s imbalance
analysis is based on aggregate call-path profiles that do not preserve temporal information,
which is necessary to locate the precise causes of wait states. As an advantage, HPCToolkit’s
creation of call-path profiles through asynchronous sampling requires less storage space and
often allows easier control of the measurement overhead for complex programs than Scalasca’s
recording of event traces based on direct instrumentation. Also, the automatic analysis of the
(much smaller) aggregate profiles in Tallent’s implementation requires significantly less com-
putational resources than the elaborate trace replay approach employed by the delay analysis.
Nevertheless, the delay analysis identifies the causes of wait states precisely, whereas Tal-
lent’s approach merely identifies suspects by correlating global wait states with call paths that
exhibit global, static imbalance. Other than the delay analysis, Tallent et al.’s profile-based
solution cannot correctly characterize dynamic imbalance. Moreover, their approach does not
integrate the effect of wait-state propagation into its calculation of imbalance costs. It also
neither distinguishes imbalances by the type of wait state they cause, nor does it identify the
machine location (process or threads) that are responsible for a delay. Overall, Tallent’s work
represents a lightweight method to uncover imbalance in parallel codes, but the profile-based
approach cannot reach the precision of the equally scalable trace-based delay analysis.
Summary
The delay analysis is a novel method to identify and characterize sources of parallel ineffi-
ciency in MPI programs. It maps the allocation-time costs of wait states back onto delays that
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originally caused them. Wait states are idle times that occur when processes fail to reach a syn-
chronization point simultaneously; delays are excess runtimes in certain program locations on
one process that lead to a wait state on another process later on. The delay analysis determines
the locations of delays as well as their costs, which represent the total amount of waiting time
the delay is responsible for. Moreover, the delay analysis incorporates wait-state propagation
effects into the calculation of delay costs. By characterizing wait states with respect to their
position in the propagation chain, it also provides means to study wait-state propagation itself.
The prototype implementation leverages Scalasca’s parallel trace replay approach, using a
backward replay to follow wait-state propagation chains from the endmost wait states back to
their root causes. Other than related profile-based approaches, the trace-based delay analysis
captures performance dynamics accurately, while the parallel algorithm allows it to handle
much larger scales than conceptually similar trace-based solutions.
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(a) Computation time distribution
(original)
(b) Wait states (original)
(c) Total delay costs (original) (d) Short-term delay costs (original)
(e) Total delay costs (revised) (f) Wait states (revised)
Figure 4.13: Performance metrics mapped onto the virtual process grid used by Illumination indicate
wait-state root causes. A mismatch between the workload distribution pattern (a) and the
delay cost pattern (c,d) indicates that wait states (b) are not caused by the workload im-
balance. The version with a revised data exchange algorithm shows significantly reduced
delay costs (e) and wait states which now match the workload imbalance pattern.
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Chapter 5
Critical-Path Based Performance
Analysis
In addition to detecting the root causes of wait-states, we also investigated the critical path as
an instrument to locate and characterize imbalance. As a result, we developed novel methods
to identify the critical-path of a parallel program and automatically distill useful insights into
compact performance indicators. This chapter describes concepts, implementation, and eval-
uation results of the critical-path analysis. First, Section 5.1 delineates scope and motivation
behind the critical-path based approach against the background of previous and alternative so-
lutions. Section 5.2 describes the theory and concepts of the approach in detail. Section 5.3
describes the prototype implementation within the Scalasca trace-analysis framework, then,
Section 5.4 discusses advantages and application of the critical-path analysis in practice in
two detailed case studies. Finally, Section 5.5 provides an overview of previous and related
work.
5.1 Revisiting Critical-Path Analysis
Originally developed as a tool for planning, scheduling, and coordinating complex engineering
projects [45], which usually involve concurrent activities, the notion of the critical path is also
helpful in understanding the performance of parallel programs. Critical-path analysis models
the execution of a parallel program as a program activity graph (PAG), which represents the
duration and precedence order of individual program activities. The critical path is the longest
path through the graph. Therefore, the critical activities, which are those on the critical path,
determine the overall program runtime. The critical path itself does not have any wait states but
may induce them in other execution paths. Increases in the time for critical activities prolong
the overall execution. Conversely, shortening activities that are not on the critical path only
increases waiting time, but does not improve the program runtime. Therefore, the critical path
identifies promising optimization candidates, because only optimizations in critical activities
may actually reduce the program runtime. However, the overall runtime reduction of such an
optimization may be smaller than the reduction of the activity, as the change may shift the
critical path to include other activities. Thus, while knowledge of the critical path can identify
activities for which optimizations will prove worthwhile, knowledge of the impact of those
optimizations on the critical path can guide optimization efforts more precisely.
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In spite of its apparent utility and numerous earlier research works, as of today critical-path
analysis plays only a minor role in the performance analysis of supercomputing applications.
To some extent, this lack of adoption can be explained with a failure to exploit and interpret
critical-path data in a user-friendly and informative way. The SPMD paradigm used by many,
if not most parallel programs sets supercomputing applications apart from typical engineer-
ing projects for which the critical path was first invented. For such programs, where every
process executes a nearly identical sequence of activities, the information obtained from the
critical path by itself seemed to offer little additional benefit compared to more lightweight
conventional profiles. Also, the sheer length of the critical path in realistic programs makes
it an unwieldy data structure to analyze manually with reasonable effort. However, the most
important factor for the limited role of critical-path analysis in contemporary performance-
analysis tools is probably the lack of a scalable and reliable method to extract the critical path
in large-scale programs.
Despite these shortcomings, the fundamental properties of the critical path remain. A critical
path measurement contains essential information for the optimization and load balance of
parallel codes. Most importantly, it retains dynamic performance characteristics which can be
used to identify dynamic imbalance. However, we need new ways to interpret and to analyze
it without sacrificing scalability.
A new, highly scalable algorithm to extract the critical path from event traces based on Scala-
sca’s event-trace replay approach allows us to revisit the critical path as basis for intuitive and
meaningful performance metrics. To that end, we use the critical path to derive several com-
pact performance indicators that illuminate the relationship between critical and non-critical
activities to guide the analysis of complex load-imbalance phenomena intuitively. Similar to
economic indicators such as consumer price index or gross domestic product, which char-
acterize things as complex as a nation’s economic well-being in terms of a few numbers,
performance indicators improve the understanding of labyrinthine program behavior without
letting the user drown in a flood of performance details. The main difference to classic per-
formance metrics such as the number of messages is the higher level of abstraction that these
indicators provide. While also offering insight into classic SPMD programs, the indicators
especially suit programs with a multiple program multiple data (MPMD) structure, which is
popular among the increasing number of multi-physics codes.
5.2 Critical-Path Analysis Concept
This section describes the basic concept of the critical path and the performance indicators
built upon it. In essence, our approach combines critical-path data with per-process summary
profile data. The critical path provides an overview of the most time-consuming activities,
but does by itself not capture important parallel performance characteristics such as parallel
efficiency or load balance. In contrast, summary profiles do not capture dynamic effects that
characterize a program’s execution. By combining critical-path and summary profiles, we
can characterize load balance and highlight typical parallelization issues more reliably than
by using summary profiles alone. The combination leads to a set of compact performance
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indicators, which provide intuitive guidance about load-balance characteristics that quickly
draw attention to potentially inefficient code regions.
Our novel analysis concept produces two groups of performance data structures. The first
group, the critical-path profile and the critical-path imbalance indicator, characterizes the
impact of program activities on wall-clock time. In addition, the imbalance indicator captures
how much time in a call path is lost due to load imbalance. The second group, called perfor-
mance impact indicators, characterizes the influence of program activities on allocation time.
These indicators are especially useful for the analysis of MPMD programs. In particular, they
classify load imbalance in MPMD programs by origin, and can distinguish if resource waste
is a result of an uneven distribution of workload between process partitions, or of imbalance
among processes performing the same activity within a single partition. The following subsec-
tions explain the performance indicators in detail. Before, however, we re-examine the basic
idea of the critical path.
5.2.1 The Critical Path
To explain the concept of the critical path, we can again use the program execution model
introduced in Section 4.2, which describes the execution of a parallel program as a set of pro-
cesses P which execute sequences of activities in parallel. A tuple (p, i) ∈ P×N denotes the
ith activity executed by process p. The function Callpath : P×N→C identifies the program
location (i.e., the call path in the set of call paths C) excuted by an activity. Together, the activ-
ities form a program activity graph, which connects subsequent activities on the same process
through sequence edges, and communication activities on different processes that form a syn-
chronization point through communication edges. The critical path is the longest sequence in
the program activity graph that does not include wait states. Activities on the critical path are
called critical activities.
The critical path determines the runtime of the program: any increase in a critical activity
will increase the overall program runtime. An optimization on the critical path may decrease
runtime, but the improvement is not guaranteed since a different sequence of activities may
become the critical path instead. In contrast, optimizing any activity that is not on the critical
path only increases waiting time, but does not affect the overall runtime.
Note that the critical path is not necessarily unique, that is, a program activity graph may have
multiple different critical paths. However, this effect rarely occurs in practice. All critical-
path based performance metrics and indicators in the analysis approach at hand are only deter-
mined for a single critical path. Should multiple critical paths exist, the extraction algorithm
described in Section 5.3 selects one of them.
5.2.2 Critical-Path Profile
The critical-path profile represents the total amount of (wall-clock) time that each call path
and each process of the program spends on the critical path. Mathematically, the critical path
profile is defined as a mapping P×C→ R that assigns to each combination of call path and
process the time attributable to the critical path.
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(a) SPMD program time-line diagram. Each rectangle represents an
activity. Arrows between processes denote communication; the
hatched areas inside communication activities represent wait states.
Highlighted activities mark the critical path. Processes 1 and 3 end
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Figure 5.1: The critical path in an SPMD program run (a) and the associated critical-path profile (b),
showing both the total contribution of program call paths to the critical path (middle) and
the individual contributions of each process (right). The profile also shows the amount of
critical imbalance in each call path.
Figure 5.1b illustrates the critical-path profile for the example program shown in Figure 5.1a.
The critical-path profile can provide a simple overview of the most time-consuming subrou-
tines, as shown in the middle bar, but also allows detailed insight into each process’s time
share on the critical path, as illustrated by the bars on the right of Figure 5.1b.
5.2.3 Critical-Path Imbalance Indicator
The critical-path imbalance indicator ι is the difference between a call path’s contribution to
the critical path and the average time spent in the call path across all processes. Precisely, we
define it for a critical-path call path c as:
ι(c) = max(dcp(c)− avg(c), 0)
avg(c) =
1
|P| ∑p∈P
dp(c)
where dcp(c) denotes the time that call path r contributes to the critical path, dp(c) represents
the total time without wait states spent in c on process p, and P is the set of processes. Since
an imbalance only affects overall execution time if the time on the critical path is larger than
the average, the imbalance indicator only includes positive values. Figure 5.1b illustrates the
concept graphically. The critical-path imbalance is the hatched area of the critical-path profile
bars. Call path B exhibits no critical-path imbalance since it is perfectly balanced. Call paths
A and C as well as the communication activities exhibit critical-path imbalance, indicating
some inefficient parallelism in these activities.
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Figure 5.2: Analysis of dynamic performance effects: The serialized execution of function B, as seen
in the time line (a), goes unnoticed in a summary profile (b), but is correctly identified as a
performance bottleneck by the critical-path imbalance indicator (c).
Essentially, the amount of critical-path imbalance in a program corresponds to the wall-clock
time that is lost due to inefficient parallelization, compared to a perfectly balanced program.
Thus, the critical-path imbalance indicator provides clear guidance in discovering paralleliza-
tion bottlenecks. Also, the ratio of critical-path imbalance and the total time of a call path on
the critical path provides a useful load imbalance metric. Thus, it provides similar guidance
as prior profile-based load imbalance metrics (e.g., the load-imbalance percentage metrics de-
fined in CrayPat [17]), but the critical-path imbalance indicator can often draw a more accurate
picture. The critical path retains dynamic effects in the program execution, such as shifting
of imbalance between processes over time, which summary profiles simply cannot capture.
Thus, purely profile-based imbalance metrics regularly underestimate the actual performance
impact of a given load imbalance. As an extreme example, consider a program like the one
in Figure 5.2, where a function is serialized across all processes but runs for the same amount
of time on each. Purely summary-profile based metrics would not show any load imbalance,
whereas the critical-path imbalance indicator correctly characterizes the function’s serialized
execution as a performance bottleneck.
5.2.4 Performance-Impact Indicators
In contrast to the critical-path imbalance indicator, which determines the impact of imbalances
in terms of wall-clock time, the performance impact indicators characterize the allocation-time
impact of imbalances. The main application for these indicators is the analysis of MPMD pro-
grams. For such programs, the overall performance impact of executing program call paths
which only run on a subset of all processes cannot be sufficiently expressed in terms of wall-
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Figure 5.3: Parallel profile and performance impact indicators for an MPMD program.
clock time alone. Instead, we need to determine their allocation-time impact. Moreover, as
described in Section 3.3.5, MPMD programs exhibit more complex, multi-level imbalance
characteristics not found in SPMD programs. In particular, we can categorize imbalance into
intra- and inter-partition imbalance to distinguish between imbalance within a single SPMD
process partition, or imbalance between different process partitions, respectively. The perfor-
mance impact indicators identify and characterize imbalance with respect to these categories
to provide improved insight into load balance issues in MPMD programs.
Performance impact
As mentioned above, the performance impact indicators determine the total allocation time
impact that is attributable to a program call path. This concept describes the performance
impact of a program call path as the sum of the total allocation time spent executing the call
path itself and its imbalance costs: the allocation time lost due to any excess time spent in that
call path on the critical path.
The calculation of the imbalance costs is based on the notion that the activities on the critical
path determine the runtime of the program, and, therefore, also its resource consumption /
allocation time. We also explicitly distinguish between the resources consumed by commu-
nication and computation activities directly and the amount that wait states occupy. Then,
we map the allocation time occupied by wait states onto those program call paths which take
more time on the critical path than on the process where the wait state occured. To allow addi-
tional insights for MPMD programs, we further divide imbalance costs assigned to a program
location into intra- and inter-partition imbalance costs.
The time-line diagram in Figure 5.3a illustrates the concept of the performance impact indi-
cators in the context of an MPMD program run. Here, one partition of the processes executes
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activities in call path A and another partition executes activities in call path B, with the critical
path running entirely on process 3. In this example, we classify the underload in call path B
on process 4 as intra-partition imbalance costs, and the resource consumption due to the wait
states on processes 1 and 2 as inter-partition imbalance costs. Figure 5.3b shows the parallel
allocation time profile of the program on the left and the performance impact on the right.
Since call path B is the only one on the critical path, it accumulates the entire critical-path
imbalance costs; hence, these costs are added as imbalance costs onto the performance im-
pact of call path B. In this example, inter-partition imbalance costs (hatched area) are roughly
three times as large as the intra-partition imbalance costs (dotted area). As a result, serial op-
timizations of call path B or rebalancing the partitions to assign more processes to B (or fewer
processes to call path A) promise greater benefits with respect to resource consumption than
load-balancing the execution of call path B within its partition.
The critical-path based imbalance impact cost indicator is conceptually related to the delay
analysis. However, other than the delay costs, the mapping of imbalance costs onto critical
activities does not necessarily reflect the direct causes of wait states. Instead, the imbalance
cost indicators are a heuristic to highlight optimization possibilities that are most likely to
improve performance. However, the calculation of imbalance costs based on the critical path
allows us to distinguish intra and inter-partition costs, which is not easily possible with the
delay analysis. Therefore, the performance impact indicators provide better insight into the
specific imbalance characteristics found in MPMD programs.
Calculating the imbalance costs
We can easily compute the imbalance costs in parallel based on the knowledge of the critical-
path profile. Each process calculates its local portion of the imbalance costs, which are then
aggregated using a global reduction operation. Basically, on each process, we identify call
paths that take more time on the critical path than on this process and assign imbalance costs
to these call paths.
On each process, we first determine the critical-path excess time δp(c) for each critical-path
call path c:
δp(c) = max(dcp(c)−dp(c), 0)
Here, dcp(c) represents the aggregate time a call path c spends on the critical path across all
processes, and dp(c) represents the aggregate execution time of the call path on process p.
Because only positive critical-path excess times contribute to the overall performance impact,
negative values are discarded. Hence, the critical-path excess time of a critical-path call path
c on process p shows how much more time the call path occupies on the critcal path than
on the local process p. Imbalance costs are then mapped onto the critical-path call paths
proportionally to their excess times in such a way the total costs match the total waiting time
wˆp on the process:
Imbalance cost(p,c) =
1
δˆp
δp(c) wˆp
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Here, δˆp corresponds to the sum of the excess times of all critical-path call paths for process
p:
δˆp = ∑
c∈C
δp(c)
Overall, the aggregate imbalance costs correspond to the allocation time lost to imbalance,
which equals the waiting time.
If the critical-path call path c does not occur on the local process at all, its imbalance costs
are considered inter-partition imbalance costs; otherwise they are considered intra-partition
imbalance costs. Most useful are the typically the total intra- or inter-partition imbalance
costs of a call path c, which are simply the sum of the respective imbalance costs of c across
all processes:
Intra-partition imbalance cost(c) = ∑
{p∈P |dp(c)>0}
1
δˆp
δp(c) wˆp
Inter-partition imbalance cost(c) = ∑
{p∈P |dp(c)=0}
1
δˆp
δp(c) wˆp
5.3 Scalable Critical-Path Detection
As indicated in the introduction, determining the critical path of a parallel program run is a
non-trivial task. The difficulties in obtaining this performance structure are twofold: First, the
critical path is a global structure, which makes it difficult to extract in a scalable way. Second,
the exact course of the critical path can only be fully determined at the end of the execution,
which makes it difficult to capture the critical path using an on-line monitoring tool. Hence,
finding a reliable and scalable approach to extract the critical path is a crucial requirement
for making critical-path analysis a feasible performance-analysis solution on today’s large-
scale systems. A novel algorithm developed in the course of this thesis to extract the critical
path based on Scalasca’s parallel post-mortem trace replay approach is a major contribution
to fulfill this goal. In fact, Scalasca’s trace replay method allows a particularly simple and
straightforward solution of the problem. In the following, we will examine this algorithm in
detail.
The algorithm extracts the critical path from a previously recorded event trace of the execution
of a parallel program using a backward replay. In a nutshell, the algorithm first determines the
endpoint of the critical path (which is straightforward), and follows it backwards along the
synchronization points where it shifts between processes. As a prerequisite, wait states and
synchronization points that occur in the program need to be known before the critical path
search in the backward replay. Therefore, the algorithm utilizes the synchronization point
information provided by the preparatorial replay phases (the first to third phase in Figure 4.2)
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Figure 5.4: Detection of the critical path in the backward replay. The critical path (marked in red) ends
on process 2, where the replay starts. The critical-path token then c moves to process 1 at
the synchronization point in R1.
for the delay analysis. The actual critical-path extraction is then performed alongside the delay
analysis in the main backward replay stage (that is, the fourth stage shown in Figure 4.2).
For MPI programs, the critical path runs between MPI Init and MPI Finalize. As the backward
replay starts at the end of the trace, the algorithm first determines the MPI rank that entered
MPI Finalize last. This point marks the endpoint of the critical path. Since the critical path
only runs on a single process at any given time, we set a flag on the corresponding analysis
process to signal its “ownership” of the critical path.
The remainder of the critical-path search exploits the lack of wait states on the critical path.
As the backward replay progresses, the critical path remains on the flagged process until it
reaches a communication event in the trace which has been marked as a wait state. In this
case, the critical path continues at the corresponding communication event on the process
that is responsible for the wait state (i.e., the communication peer). Therefore, the algorithm
transfers critical-path ownership to this process via backward communication replay. In the
case of a point-to-point communication event, the replay uses a point-to-point message for
the ownership transfer; in the case of a collective communication event, it uses a reduction
operation.
Figure 5.4 illustrates the backward replay, which starts from the end of the trace shown on the
right. Since process 2 finished execution last, it owns the final critical path segment. Moving
backwards through the trace, we find a wait state at communication event R1. Now, the critical-
path flag moves to the wait state’s origin on process 1 using a point-to-point message transfer
from the original receiver to the original sender. During the course of the replay, the processes
that own the critical-path flag accumulate their individual contributions to the critical-path
profile locally. While in principle our approach can capture the entire dynamic structure of the
critical path, Scalasca currently collects and reports only the critical-path profile. However,
future extensions that make use of the dynamic structure are conceivable, such as a trace time-
line display with critical-path highlighting.
After Scalasca completes the critical-path extraction, we derive our performance indicators.
The nature of this task lends itself to parallel computation. We therefore accumulate the global
critical-path profile using a global reduction operation and distribute it to all processes, which
then calculate their individual contributions to each indicator.
Overall, the parallel backward trace replay leads to an exceptionally scalable and straightfor-
ward critical-path extraction algorithm. Crucial for the correctness of the critical-path analysis
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Table 5.1: PEPC profile statistics for “tree walk” and “sum force”
tree walk sum force
Runtime per process
Minimum 14.44 s 20.15 s
Average 15.07 s 20.63 s
Maximum 16.68 s 21.17 s
Imbalance time
(maximum-average) 1.61 s 0.54 s
Critical-path time 20.78 s 21.29 s
Critical-path imbalance
(crit.time-average) 5.71 s 0.66 s
is the accurate detection of all synchronization points at which the critical path may shift to
another process. With only very few exceptions, which will be discussed in Section 6.2.3, the
algorithm does correctly identify all synchronization points. Notably, this also includes “late
receiver” synchronization points resulting from synchronous send operations. As shown later
in Section 5.5, many prior approaches do not handle this case correctly.
5.4 Evaluation
We evaluate the critical-path analysis using two selected case studies to demonstrate the appli-
cation of the performance indicators and their advantages compared to alternative solutions.
The first case study, PEPC, demonstrates the critical-path profile and the critical-path im-
balance indicator, and highlights how the critical-path based metrics provide a much better
characterization of load imbalance than profiles alone. The second case study, ddcMD, is
an MPMD program. Here, we demonstrate how the MPMD imbalance classification by the
performance impact indicators help understand the complex performance characteristics of
the MPMD program configuration. All experiments were perfomed on the IBM Blue Gene/P
supercomputer Jugene at the Ju¨lich Supercomputing Centre.
5.4.1 PEPC
PEPC (“Pretty Efficient Parallel Coulomb-solver”) is an SPMD N-body simulation code devel-
oped by the Simulation Laboratory Plasma Physics at the Ju¨lich Supercomputing Centre [70].
We used the 1.4 benchmark version of the code for our experiments and simulated 1.6 million
particles over 20 time steps on 512 cores. Then, we conducted a trace analysis to obtain the
critical-path profile, the performance indicators, and a summary performance profile.
The measured wall-clock execution time for the example configuration is 70.6 seconds. The
major fraction of this time is spent in two code regions: a computational tree-balancing loop
(“tree walk”) and the calculation of particle forces (“sum force”). Table 5.1 summarizes run-
time and critical-path profile data for these two code regions and the associated load imbalance
metrics. The summary profiles suggest that the “sum force” calculation takes around 5 sec-
onds longer than the “tree walk” loop. However, even though no single process spends more
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than 16.7 seconds in the “tree walk” loop, the critical-path profile reveals that both code re-
gions are responsible for around 21 seconds of the total wall-clock time. The iterative nature
of the program and load imbalance in the “tree walk” loop explains this discrepancy. Since
PEPC employs a dynamic load-balancing scheme, the load imbalance is not static. Instead,
load maxima appear on different processes in different iterations. Due to global synchroniza-
tions within each iteration, the per-iteration load maxima accumulate on the critical path, so
that the total impact of the “tree-walk” loop on program runtime is actually larger than the
time it consumes on any process. As shown in the artificial example in Figure 5.2 earlier, run-
time profiles cannot capture this effect and underestimate the loop’s runtime influence. The
critical-path based metrics clearly provide more insight; in particular, the critical-path imbal-
ance indicator shows that the load imbalance in “tree walk” wastes 5.7 seconds of wall-clock
time.
These results demonstrate that the critical-path imbalance indicator estimates the influence
of load imbalance on program runtime with higher accuracy than indicators based on sum-
mary profiles alone do, making it a highly valuable tool to assess load balance and to detect
parallelization bottlenecks.
5.4.2 ddcMD
To demonstrate the functionality of our critical-path analysis with an MPMD code, we per-
formed experiments with the molecular dynamics simulation code ddcMD [30]. This code
partitions simulation components in a heterogeneous decomposition according to their scaling
properties to circumvent the scaling problems of long-range interaction force calculations [71].
ddcMD uses a particle-particle/particle-mesh algorithm that divides the force calculation into
an explicit short-range pair-interaction piece, and a long-range piece that is solved in Fourier
space. While the short-range interaction scales well, the long-range force calculation does not.
In ddcMD, this problem is solved by calculating the long-range forces (mesh calculation) on
a small partition of around 5-10% of the available processes, and the short-range pair inter-
actions (particle calculation) on a partition of the remaining processes. Both tasks can run in
parallel, but must be carefully load-balanced in order to achieve high efficiency. In particular,
the mesh calculation should run slightly faster than the particle calculation, so that the mesh
processes do not block the large group of particle processes.
Load balance between the particle and mesh tasks can be tuned in various ways. Obviously,
the partition sizes themselves are crucial parameters. However, on systems with a highly
regular network interconnect, such as the Blue Gene/P, the placement of processes on the
system is also an important factor for achieving optimal efficiency in ddcMD, which leaves
only few reasonable options for the partition sizes. Thus, a useful strategy is to first choose
a fixed partitioning scheme and process mapping that optimally fits the Blue Gene’s network
topology, and then fine-tune the load balance between particle and mesh tasks using two other
parameters that significantly impact efficiency: the inverse screening length α and the mesh
size δ . By changing α and δ one can shift workload from mesh tasks to the particle tasks
and vice-versa without loss of accuracy. Increasing the mesh size increases the workload of
the mesh processes, and the accompanying decrease in α reduces the workload of the particle
processes.
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Figure 5.5: Influence of mesh size δ and inverse screening length α on ddcMD performance. With
small mesh sizes, the critical path is located entirely in the particle task partition. With
large mesh sizes, the critical path switches to the mesh task partition.
Our experiments study the influence of various combinations of α and δ (with αδ kept con-
stant) on program performance. We run simulations of 38 million particles on 4,096 cores of
Blue Gene/P, with fixed partition sizes of 3,840 cores for the particle tasks and 256 cores for
the mesh tasks. The application itself runs for 374 seconds in the worst case. Our parallel
trace analysis (including trace I/O and report collation) on the 4,096 processes runs another
285 seconds, 113 seconds of which is for the parallel replay.
Figure 5.5 summarizes the analysis results. The bars in the background show the duration
of particle and mesh calculations on the critical path. The line at the top (shown in red)
represents the overall resource consumption (i.e., critical-path length multiplied by the number
of processes), the remaining lines visualize the attribution of resource consumption to the two
activity classes and the inter-partition imbalance costs (this graph does not show intra-partition
imbalance costs). The spectrum of configurations ranges from small mesh sizes that place little
workload on the mesh tasks and a large workload on the particle tasks on the left to large mesh
sizes that shift workload from particle to mesh tasks on the right. On the left of the spectrum,
the critical path visits only particle tasks while it shifts to some of the mesh tasks on the right.
As expected, the workload of mesh tasks increases with larger mesh sizes, while the workload
of the particle tasks decreases due to the complementary change in α . Since the overall re-
source demand of the particle calculations is much higher than the demand of the mesh tasks,
the shift in αδ combinations in favor of lower α values also leads to an overall decrease of re-
source consumption, and, consequently, runtime. The runtime difference between particle and
mesh tasks also shrinks, further decreasing resource consumption and improving resource uti-
lization. The inter-partition imbalance costs clearly illustrate this effect. For small mesh sizes,
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the inter-partition imbalance costs represent the resource loss due to the excess time on the
particle tasks, which leads to wait states among the mesh tasks. The inter-partition imbalance
costs and the resources employed for mesh computations exhibit a noticeable gap that indi-
cates that the resources wasted by wait states are larger than those used by mesh computations.
At a mesh size of 576, we reach an optimal configuration.
Once the mesh size exceeds that threshold, the performance characteristics change completely.
Now, the mesh calculation takes longer than the particle calculation, so that the critical path
now visits the mesh tasks. While the resources consumed by the particle computations con-
tinue to decrease, the particle tasks must now wait for the mesh calculations to finish, which
leads to an overall increase in runtime and total resource consumption. Considerable resources
are wasted since the large number of processes in the particle partition must wait for the mesh
computations, as indicated by large inter-partition imbalance costs that originate from the
mesh tasks. With further increases of the mesh size, the resource waste due to the poor work-
load distribution between the two partitions grows rapidly.
Figure 5.5 shows that the load balance between the particle and mesh partitions is key to
efficient execution of ddcMD. In contrast, intra-partition imbalance costs (not shown in Fig-
ure 5.5) only vary between 3 and 5% of the overall resource consumption, which indicates that
the particle- and mesh-workloads themselves are well balanced.
In conclusion, the ddcMD example clearly demonstrates the usefulness of our performance
indicators for characterizing load balance in MPMD programs. They provide appropriate
guidance for choosing an optimization strategy. For example, the mesh sizes of 528 and
616 points lead to roughly the same overall runtime, but our performance indicators reveal
radically different performance characteristics. With a 528 point mesh size, some remaining
inter-partition imbalance costs of the particle computations suggests optimization by shifting
workload from the particle to the mesh tasks. In the other case, the occurrence of mesh tasks
on the critical path and the high inter-partition imbalance costs of the mesh computations
indicate an uneven workload distribution between the two process partitions that leads to wait
states among the particle processes.
5.5 Related Work
Several researchers have explored critical-path analysis as a means to identify performance
problems and to steer optimizations. For example, Barford and Crovella [6] use the critical
path to study the performance of TCP in the context of HTTP transactions, while Tullsen
and Calder [84] reduce dependencies in binary codes based on critical-path information. In
the context of parallel message-passing programs, the critical path was used in several prior
tools to describe the actual computational demands of an application. ParaGraph [33] is an
early tool that could visualize the critical path of a parallel program in a space-time diagram.
Miller et al. [56] describe a distributed algorithm to capture the critical path. Schulz [74]
describes techniques to extract the critical path from a message-passing program in the form
of a graph, which can then be used for further post-mortem analysis. Hollingsworth [36]
employs a sophisticated online mechanism to extract a critical-path profile from message-
passing programs His approach uses dynamic program instrumentation to capture information
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during the program execution, which is then aggregated per function to reduce the memory
required to store the results.
Extracting the critical path is a difficult problem. The online techniques used by Schulz and
Hollingsworth use piggybacking (i.e., attaching additional data to MPI messages sent by the
program) to transfer data about the critical path between processes at runtime. However, the
piggybacking approach can only pass information in the program’s communication direction,
that is, from sender to receiver. Therefore, they can not correctly determine the critical path
when wait states occur at synchronizing send operations (i.e., late receiver wait states), where
information would need to be passed from the receiver to the sender.
Alexander et al. [4] already pointed out that the critical path itself is not overly expressive.
To address this problem, they compute near-critical paths through search algorithms on ex-
ecution graphs. They weigh each program edge with the computational complexity of the
corresponding program section. However, their algorithm requires global searches across the
entire graph, which is not scalable. Further, the algorithm results in a large number of paths
that are considered near-critical. Each near-critical path typically varies little from the primary
critical path, which reduces its usefulness.
Summary
The critical path is a powerful and expressive abstraction of the performance of a parallel
program. However, critical-path techniques play only a minor role in current performance-
analysis tools. In part, this minor role arises from the difficulty of isolating the critical path.
Here, Scalasca’s parallel post-mortem event-trace analysis is ideally suited to extract the criti-
cal path reliably and in a scalable manner.
More importantly, prior work has not fully exploited the information provided by critical-path
analysis. In particular, the structure of the graph is either exposed in its entirety or lost in ag-
gregated metrics. However, the critical path proves to be a valuable basis for identifying and
quantifying load imbalance. The combination of summary profile metrics with a critical-path
profile produces compact performance indicators that retain some of the dynamic information
that the critical path provides. As demonstrated by the PEPC case study, this dynamic infor-
mation is essential for accurately quantifying the performance impact of dynamic imbalances.
In addition, the performance impact indicators help developers to recognize the specific nature
of imbalance problems in MPMD programs.
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Comparative Study
Both the delay analysis and the critical-path analysis pinpoint performance bottlenecks related
to imbalance and quantify their performance impact with respect to resource waste. In that
sense, both techniques target similar performance analysis problems. This chapter examines
both methods in comparison, discussing their differences and similarities, and outlines the use
of both techniques in a real-world example study. Moreover, this chapter also covers general
strengths and limitations of the event model and event-trace replay technique that provide the
foundation for both the delay analysis and the critical-path analysis, and compare them to
techniques used in related tools. Finally, a scalability study demonstrates the applicability of
the trace analysis techniques to large-scale programs.
6.1 Functional Aspects
In some way, the delay analysis and the critical-path based performance indicators represent
two different approaches to solving a similar problem, namely, characterizing imbalance in
parallel programs. Looking back at the requirements for reliable imbalance analysis devel-
oped in Section 3.7, this section demonstrates that both approaches are viable solutions for
identifying and characterizing imbalance, and points out their individual strenghts and weak-
nesses.
6.1.1 Functional Comparison
This section summarizes the basic functional properties of the delay and critical-path analysis.
Both methods identify and characterize causes of imbalance, but do so from different angles.
Especially the delay costs and critical-path based performance impact indicators describe con-
ceptually similar performance properties: both characterize the performance impact of in-
efficient parallelism (specifically, imbalance) in terms of the allocation time lost due to the
imbalance. Basically, both approaches map the total amount of wait states found in the pro-
gram onto call paths from which they originate. However, the mappings they produce may
be slightly different. These differences are the result of the different goals and base assump-
tions underlying both approaches. The delay analysis determines delay costs individually for
each synchronization interval, pinpointing any delay which leads to a wait state at a synchro-
nization point. In contrast, the critical path characterizes the global performance impact of
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program activities on the program as a whole. Therefore, the critical-path based approach
only pinpoints inefficiencies which have a global runtime effect. In particular, this implies
that critical-path imbalance impact costs are exclusively assigned to call paths that appear on
the critical path, whereas delay costs can also be assigned to call paths off the critical path.
Therefore, the delay analysis determines the influence of delays on all wait states, while the
critical-path imbalance characterizes their impact on the overall resource consumption. As
a result of the different underlying principles, the delay analysis recreates the direct causal
connection between wait states and their causes, whereas the critical-path imbalance indicator
produces merely a correlation between wait states and extra-activities on the critical path.
While the delay costs and critical-path imbalance costs are conceptually closely related, each
brings unqiue specializations. Choosing the best tool for a given task therefore depends on the
specific performance issue to be investigated. The critical-path based performance impact in-
dicators allow the distinction of intra- and inter-partition imbalance costs, which helps users to
categorize the nature of imbalance problems in MPMD programs. This distinction would not
easily be possible with the technical approach underlying the delay analysis. In contrast, the
delay analysis gives detailed insights into wait-state formation with its distinction of propa-
gating/terminal and direct/indirect wait states, as well as long-term and short-term delay costs.
This distinction, with wait states as starting point, is in turn not possible with the critical-path
based approach.
Finally, the critical-path imbalance indicator distinguishes itself from the other two methods
by indicating imbalance costs in wall-clock time instead of allocation time. Although this
property limits the usefulness of the indicator to SPMD programs, it produces typically very
intuitive and easyly interpretable results.
6.1.2 Suitability
Section 3.7 outlined basic requirements that an accurate, generic automatic imbalance analysis
solution should fulfill in order to detect the most important imbalance patterns. In summary,
they should
• pinpoint imbalanced call paths in the program,
• make the imbalance pattern / load distribution transparent,
• quantify the severity of the imbalance in terms of its actual performance impact,
• take interference between different imbalances into account,
• take dynamic shift of imbalance over time into account,
• be applicable to any (e.g., SPMD and MPMD) parallelization scheme.
In the following, we will see how the delay analysis and the performance indicators based on
the critical path fulfill these requirements.
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Pinpointing imbalance problems
Being one of the main objectives of the delay and critical-path analysis methods in the first
place, both approaches obviously help pinpointing locations where imbalance occurs. Users
can identify program and process locations where imbalance leads to wait states from the
delay costs associated to them; likewise, the critical-path imbalance indicator and imbalance
cost indicators highlight program locations where imbalance has a significant performance
impact. Due to Scalasca’s instrumentation approach, program locations can be identified up
to the level of functions or subroutines (with additional call-path information), which may be
refined by adding additional, manual instrumentation to the source code.
Identifying imbalance patterns
Being able to recognize the pattern of an imbalance easily helps developers in understanding
the underlying performance problem. For static imbalances, the basic workload distribution
pattern can already be determined from the distribution of computation time in the Scalasca
report browser. The visualization of the distribution of delay costs across processes helps
isolating imbalance problems even better, as it accentuates high computation time gradients
that are the root causes of wait states. Moreover, delay costs capture the full severity of
dynamic imbalances, which may be diluted in the computation-time profile data visualization
because of the data aggregation. Specifically, a minority of overloaded processes is easily
identifyable in the delay-cost visualization (as, for example, in the Zeus/MP2 case presented
in Section 4.4.1). The opposite case of an underloaded minority of processes can be just as
easily identified by visualizing the distribution of wait-states themselves, a capability which
Scalasca already posessed prior to adding the delay and critical-path analysis methods.
As seen in the CESM sea ice and Zeus/MP2 case studies in Section 4.4, Scalasca’s ability to
visualize performance data such as delay costs and wait-state propagation within the applica-
tion’s logical process topology is extremely helpful in relating the performance observations
to internal causes of imbalance. Unfortunately, visualizing the evolution of imbalance patterns
over time is at this point not straightforward within Scalasca’s report browser Cube, because
data in the performance reports is aggregated along the time dimension. It is only possible
to create virtual call-paths that represent different iterations or timespans using additional in-
strumentation, which then allows users to study the evolution of performance characteristics –
including delays and the critical path – over time. In the future, it is also concievable to com-
bine the analysis techniques with different visualization approaches, for example, to examine
the critical path in a time-line visualization tool such as Vampir.
Quantifying imbalance
As pointed out in Section 3.7, quantifying the severity of imbalances in different program
locations in terms of the actual resource waste they cause should be one of the most impor-
tant characteristics of an accurate imbalance analysis solution. In particular, the quantification
needs to incorporate aggravation or attenuation effects resulting from superimposition of dif-
ferent imbalances, as shown in Section 3.3.3. In this regard, both the delay analysis and
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the critical-path based performance indicators present significant improvements over previous
work. Specifically, delay costs are calculated based on the actual waiting time that occured and
are only assigned to (positive) delays; therefore, the delay analysis accurately quantifies the
actual contribution of imbalance in individual program and process locations to the formation
of wait states even in the presence of interference with other imbalances. Likewise, the imbal-
ance impact performance indicators based on the critical path also determine the performance
impact of imbalances based on the actual resources lost to wait states, which guarantees that
interference effects are correctly taken into account. Only the simpler critical-path imbalance
indicator may overestimate the actual performance impact of an imbalance in the rare case of
interfering imbalances with opposing workload distribution patterns, but it will nonetheless
identify imbalances correctly when they have a negative impact.
Capturing performance dynamics
The next item on the list of requirements above states that an accurate imbalance analysis so-
lution needs to account for performance-dynamic effects, i.e., dynamically changing workload
distribution patterns in iterative programs, when quantifying the performance impact of im-
balance. As discussed in Section 3.7, only methods that retain temporal information, such as
time-series profiles or event traces, can capture such effects. In contrast to traditional profiling-
based solutions, both the delay analysis and critical-path analysis methods operate on event
traces, which capture the entire dynamic execution behavior of a program section of interest.
Because the delay analysis is applied to each individual wait state, the delay costs implicitly
cover dynamic effects. Likewise, the critical path retains dynamic information from which
the performance indicators derived thereof can more accurately describe the impact of an im-
balance even in the presence of dynamically changing workload distribution patterns. This
advantage has been demonstrated in the PEPC case study in Section 5.4.1, where the critical-
path imbalance indicator could quantify the impact of the dynamic imbalance in that code
much better than regular runtime profiles alone.
Universal applicability
An important requirement for a generic performance analysis method is its universal ap-
plicability to a broad range of programs. In contrast to prior imbalance characterization
schemes which are limited to SPMD-style programs, such as the ones from Tallent [80],
Calzarossa [13], or Gamblin [22], the delay and critical-path analyses produce useful results
for any parallelization scheme implementable in MPI, in particular including MPMD-style
programs. Delay costs characterize the contribution of an imbalance to the formation of wait
states irrespective of the parallelization scheme. Moreover, the critical-path based imbalance
impact indicators even provide explicit support for the investigation of complex imbalance
problems in MPMD decompositions. One exception is the simple wall-clock time based
critical-path imbalance indicator: its definition includes the average time per process spent
in a call path, which only has a useful meaning for SPMD-style program decompositions
where each call path appears on every process.
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While the delay and critical-path analysis concepts introduced in this thesis target message-
passing programs only, it should be noted that the general approach is applicable to other
parallel programming models as well. Indeed, message passing is a fundamental mechanism
underlying most parallel programming models. For example, data exchange through shared
memory buffers guarded with synchronization constructs in a shared-memory program can
be interpreted as a message transfer. These similarities facilitate a simple adaption of the
basic critical-path and delay analysis principles to, for example, the fork-join or task-based
parallelism in OpenMP programs.
6.2 Technical Aspects
Both the delay and critical-path analyses share the same technological foundation, namely,
Scalasca’s event-trace analysis framework. This section discusses the various technical char-
acteristics that influence accuracy and usability of the two analysis methods presented in this
thesis. In this regard, we examine Scalasca’s trace recording and analysis framework in gen-
eral as well as both analysis methods individually with respect to their general applicability,
the accuracy of the imbalance quantifications, and the scalability of the analysis algorithms.
All results are based on case studies of a range of real-world example applications and bench-
marks.
6.2.1 Trace-Analysis Applicability
As already outlined in Section 2.6, the event trace recording and replay approaches required
for the delay and critical-path analyses are resource-intensive performance analysis methods
compared to lightweight approaches such as profiling. Nonetheless, it is typically straightfor-
ward to obtain targeted event traces and perform Scalasca analyses for virtually all MPI pro-
grams even at large scale. To demonstrate the practicality of Scalasca’s analysis approach on a
broad set of real-world HPC codes, this section presents experiences gained while performing
trace analyses of the SPECMPI 2007 benchmark suite. Later, Section 6.2.2 also demonstrates
the scalability of the trace analysis; first, we discuss the measurement overheads or storage
requirements of the trace analysis method.
Measurement and storage overhead
In combination with the study of imbalance patterns in Section 3.3, additional trace analysis
experiments of the SPEC MPI2007 benchmark suite were performed on the Juropa cluster
system using the setup described in Section 3.3.1. All benchmarks were configured to use
a large (“lref”) reference input data set (except for 104.milc, which lacks a large input data
set and uses a medium one instead) and 256 MPI processes each. The “lref” runs took be-
tween 5 and 15 minutes on the Juropa cluster. For the event tracing experiments, all programs
have been instrumented to record MPI events and user functions using instrumentation calls
injected by the compiler. Custom filters have been created for each application to omit fre-
quently executed but otherwise unimportant functions from the trace at runtime. With the
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Table 6.1: Trace sizes of SPEC MPI2007 experiments
Benchmark Functions Trace size
Total Filtered Uncompressed Compressed
104.milc 255 41 1.29 GB 0.45 GB
121.pop2 1443 29 20.64 GB 6.2 GB
122.tachyon 413 195 0.04 GB 0.01 GB
125.RAxML 403 5 1.51 GB 0.57 GB
126.lammps 1581 12 0.48 GB 0.19 GB
128.GAPgeofem 66 2 33.37 GB 8.4 GB
129.tera tf 83 10 0.95 GB 0.35 GB
132.zeusmp2 198 1 1.38 GB 0.46 GB
137.lu 47 1 9.62 GB 3.1 GB
143.dleslie 36 10 30.36 GB 9.1 GB
145.lGemsFDTD 280 13 16.56 GB 4.5 GB
147.l2wrf2 2380 76 12.42 GB 4.3 GB
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Figure 6.1: Uninstrumented and instrumented runtimes and trace replay time for the SPECMPI 2007
benchmarks. (Juropa cluster, 256 processes)
exception of 128.GAPgeofem, for which the number of iterations was decreased from 10,000
to 1,500 due to a massive amount of MPI point-to-point events, trace measurements could then
be performed for all of the original reference benchmark configurations, producing between
170MiB and 9GiB of compressed trace data per application.
Table 6.1 shows the amount of trace data generated for each application, the total number of
functions in the codes, and the number of functions that were filtered at runtime (i.e., excluded
from the trace). The number of functions refers to the functions which have been automatically
instrumented for measurement. This includes all functions defined by the program itself and
the MPI operations it calls, but no functions from other external libraries. Obviously, as we
can see from the total number of functions, the codes in the SPEC MPI2007 suite differ sig-
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nificantly in their complexity, with 147.l2wrf2 being the by far most complex code with more
than 2380 functions. The size of the traces being created depends on the number of events gen-
erated during the program execution. As we can see in the table, trace sizes can vary greatly
between different programs. Trace size matters for two reasons: first, it determines the buffer
size required to store the (uncompressed) trace data in memory during measurement; second,
the trace data needs to be temporarily stored on disk for the analysis. By default, the trace data
will be written to disk in compressed form. As shown in the table, the compression reduces
the amount of data by a factor of three to four.
Even more important than the trace size is the measurement overhead. The perturbation of
the application’s actual performance due to the instrumentation is of particular concern for
the validity of the measurement. As a rule of thumb, a measurement should ideally not dilate
the execution by more than 10% for best results. Figure 6.1 compares the runtime of the
uninstrumented benchmark executables of the SPEC MPI2007 programs with their runtimes
while recording the trace (excluding the additional overhead of writing trace data to disk at the
end of the execution, which does not dilate the measurement itself). The comparison shows
that the measurement dilation is acceptably low in most cases; only 122.tachyon, 129.tera tf
and 147.l2wrf2 show more than 10% dilation.
To keep the amount of trace data manageable and the measurement overhead at bay, some care
needs to be taken when configuring trace experiments. Scalasca measurements can be config-
ured to exclude unimportant but frequently executed functions from being recorded during the
measurement using a filter file. Therefore, it is recommended to perform a profile experiment
first to get an estimation of the expected amount of trace data and identify candidates for fil-
tering before recording a trace. When filters need to be applied, it is important to find a good
compromise between the expressiveness of the measurement results on the one hand and the
associated measurement dilation and storage overhead on the other hand. As we can see from
the number of filtered functions in Table 6.1, only few functions need to be filtered to reduce
the overhead to an acceptable level in most cases. However, the benefit of runtime filtering can
be limited for programs which heavily rely on very small, very frequently executed functions.
With 122.tachyon, even heavy filtering could not reduce measurement dilation below 30%.
We also find this pattern frequently in modern C++ codes. These programs often require more
sophisticated instrumentation methods than filtering to produce optimal measurement results,
for example explicit user-defined instrumentation of interresting code regions, sampling, or
binary instrumentation.
Trace-analysis overhead
With Scalasca’s parallel trace analysis approach, a certain amount of time of a user’s resource
allocation is required to perform the automatic trace analysis, which makes the resources re-
quired for the trace analysis itself an important factor to consider. The time required for the
trace analysis does not depend on the time spent in the target application, but rather on the
number of events generated per process, in particular the number of communication events.
This is because communication events usually trigger more expensive actions in the trace re-
play; in particular, they activate the message transfers between analysis processes. Moreover,
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because of the number of different replay stages and analyses performed, a single commu-
nication event in the original application usually triggers multiple communication actions in
the analysis. Therefore, the trace analysis time is usually negligible compared to the runtime
of the target application for programs with a large computation-to-communication ratio, but
the trace analysis might also take longer than the original program run time for extremely
communication-intense programs.
However, the SPECMPI study shows that such extreme analysis times are exceptional. Fig-
ure 6.1 also depicts the time for the combined forward and backward parallel trace replays,
including wait-state search, delay analysis, and critical-path analysis. For the communication-
intensive 128.GAPgeofem application, the trace analysis takes almost twice as long as the
original application run. Otherwise, the analysis time is only notable compared to the applica-
tion runtime in the case of 121.pop2 and 143.dleslie; in all other cases, it is negligible.
6.2.2 Scalability
Since many performance problems in parallel programs only start to appear or become sig-
nificant at large scale, it is especially important that performance analysis methods scale as
well. Previous work [90] already demonstrated the scalability of Scalasca’s wait-state search
on configurations with up to 294,144 MPI processes. This section presents additional re-
sults that include the delay and critical-path analysis. For the scalability experiments, traces
of the Sweep3D benchmark application [2] have been recorded and analyzed on the Blue
Gene/P system Jugene at the Ju¨lich Supercomputing Centre. Sweep3D is an MPI benchmark
performing the core computation of a real ASCI application, a 1-group time-independent dis-
crete ordinates neutron transport problem. It calculates the flux of neutrons through each
cell of a three-dimensional grid (i, j,k) along several possible directions (angles) of travel.
The angles are split into eight octants, corresponding to one of the eight directed diagonals
of the grid. Sweep3D uses an explicit two-dimensional decomposition (i, j) of the three-
dimensional computational domain, resulting in point-to-point communication of grid-points
between neighboring processes, and reflective boundary conditions. A wavefront process is
employed in the i and j directions, combined with pipelining of blocks of k-planes and octants,
to expose parallelism. The benchmark ran in weak scaling mode with a constant problem size
of 32×32×512 cells per process.
The experiments were run with three different trace analysis configurations: the first con-
figuration combines wait-state analysis, delay analysis, and critical-path analysis; the second
configuration performs wait-state and delay analysis without critical-path analysis; and the
last configuration performs wait-state and critical-path analysis without delay analysis. Note
that the wait-state analysis is a prerequisite for both the delay analysis and the critical-path
analysis, which is why it is always included. Moreover, the experiments also included mea-
surements of the pure wait-state analysis for reference.
Figure 6.2 shows the wall-clock time needed for the trace analysis in the various configura-
tions. The 32-fold doubling in the number of processes and the resulting large range of times
necessitates a log-log scale in the plot. We can see that the trace replay in the complete config-
uration with wait-state, delay and critical-path analysis takes only slightly more time than the
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Figure 6.2: Scalability of the delay and critical-path analysis methods for the Sweep3D benchmark on
Blue Gene/P.
configuration that includes wait-state and delay analysis, but not the critical-path analysis. In
contrast, the configuration with only wait-state and critical-path analysis needs considerably
less time than the complete configuration. Also, the critical-path analysis scales slightly better
than the delay analysis, since the time difference between configurations with and without the
delay analysis increases with the number of processes. Hence, the delay analysis is clearly the
more expensive one of the two methods. Nonetheless, it has been shown that both methods
perform well at scales present only in today’s largest machines, being able to perform detailed
trace analyses on 262,144 processes in a matter of minutes.
6.2.3 Limitations
Overall, the delay and critical-path analyses aim to provide detailed and accurate results for
all programs based on point-to-point and collective MPI operations. However, there are some
limitations and open issues of the underlying event model, which prevent the analyses from
producing complete results in a few cases.
First and foremost, the accuracy of both the delay and critical-path analysis critically de-
pends on the ability to correctly reconstruct all synchronization points of the original program
run from the event trace. However, for certain MPI operations, the event trace produced by
Scalasca does not contain the necessary information. Notably, of all point-to-point and collec-
tive communication operations, Scalasca does not record complete synchronization informa-
tion for MPI Probe or some of the collective operations that send or receive varying amounts
of data on each process (specifically, the “-v” or “-w” variants of all-to-all collective com-
munication operations, i.e. MPI Allgatherv, MPI Alltoallv, and MPI Alltoallw). For
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these operations, users can specify a zero amount of data to be transferred on some processes.
Therefore, not all of the processes need to actually participate in the data exchange, and hence
synchronize with the others. In case of these collective operations, recording the complete
synchronization information would require O(P) storage space per process for an operation
on a communicator with P processes; which is of course prohibitively large and therefore un-
likely to be realizable. The missing synchronization information in MPI Probe on the other
hand seems like an omission in the event model specification.
In addition to the operations mentioned so far, Scalasca’s event model currently also lacks
synchronization information for the (implicitly collective) communicator creation operations
(e.g., MPI Comm create or topology creation operations such as MPI Cart create), and for
synchronizing file I/O requests or operations (e.g., MPI File open).
The incomplete synchronization information implies that Scalasca cannot identify wait states
inside these routines, even though they may possibly and quite likely occur there. Moreover,
for programs that use any of these MPI operations, the delay and critical-path analysis may
not produce accurate results. In case of the delay analysis, the problems are twofold: first, the
analysis can obviously not determine delays that cause unidentified “hidden” wait states in the
first place. Second, synchronization intervals for wait states after a hidden wait state may not
be determined correctly. In this case, the detected synchronization interval will span across the
hidden synchronization point, so that delays which occur after this point are still identified cor-
rectly. However, any waiting time which occurs at the hidden synchronization point itself will
erroneously be classified as communication time. Nevertheless, it should be noted that even
if not all synchronization points are identified, the delay analysis will typically still produce
usable results for the remaining, successfully detected wait states. In contrast, the critical-
path detection suffers severely from unidentified synchronization points: simply speaking, the
detection algorithm may “miss a turn” and reconstruct the critical path incorrectly when a syn-
chronization point was not identified. Therefore, results should be interpreted carefully when
one of the MPI operations for which Scalasca lacks synchronization information appears on
the critical path. Of these operations, the collective “-v”-operations are probably the most pop-
ular ones, and therefore pose the most severe restriction to the critical-path analysis. While
communicator and topology creation operations are also quite widespread, they typically occur
only in the initalization phase, so that the critical path will then still be reconstructed correctly
for the remainder of the program.
Aside from the issues in detecting synchronization points mentioned so far, the delay and
critical-path analysis (and, in fact, also the wait-state analysis) do at this point generally not
work for MPI programs that use inter-communicators [54, Chapter 6.6 “Inter-Communication”]
or dynamically spawn new processes [54, Chapter 10 “Process Creation and Management”].
Moreover, delay and critical-path analysis do not support MPI one-sided communication [54,
Chapter 11 “One-Sided Communications”] yet. However, since only very few MPI programs
make use of these functions, these constraints do not constitute severe limitations to the appli-
cability of the delay and critical-path analysis in practice.
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Summary
This chapter examined the capabilities of the delay and critical-path analyses with respect to
the analysis of imbalance in comparison with each other. While the delay and critical-path
based approach are based on different underlying concepts and focus on different analysis
questions, both methods meet the previously established criteria for useful imbalance analysis
solutions. In addition, both methods share the backward trace replay technique implemented in
the extended Scalasca trace analysis framework. As demonstrated by the SPEC MPI2007 case
studies and the Sweep3D scalability experiments, this trace-replay technique can be applied
to a broad range of programs at very large scale.
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Chapter 7
Conclusion & Outlook
This chapter provides a conclusion of the concepts developed in this dissertation, a summary
of the open ends, and finally gives an outlook into new research areas to follow up on this
work.
The central theme of developing new performance analysis techniques to detect and charac-
terize imbalance in parallel programs was motivated by a lack of fully versatile and scalable
solutions for this purpose in currently available tools. As a first step towards this goal, we
first investigated the overall approach to analyzing imbalance itself. To that end, we identified
and categorized the various imbalance patterns that occur in parallel programs, and derived re-
quirements for their proper identification and characterization in a performance analysis tool.
In particular, this survey showed that the characterization of imbalance needs to be based on
the overall performance impact it has. The performance impact of imbalance is determined
both by its magnitude and its pattern, and manifests itself in the form of wait states, which
may occur in a large distance from their original cause. Moreover, imbalance analysis tools
must consider dynamic changes of imbalance patterns over the course of the execution, which
requires them to capture such performance dynamics. Overall, we found that the analysis of
event traces provides the best foundation for the analysis of imbalances in parallel programs,
whereas solutions based on summary profiles may not be able to detect and characterize im-
balance properly. As a result, two new imbalance analysis solutions based on the scalable,
automatic event trace search approach in the Scalasca performance analysis toolset have been
developed.
The first of these new solutions, the delay analysis, identifies delays that cause wait states at
subsequent synchronization points and determines the cost of these delays in terms of the over-
all waiting time they cause. Notably, the approach explicitly incorporates the long-distance
impact of delays through wait-state propagation effects. In contrast to the serial algorithm
used in the Carnival system – where the concept was first introduced by Meira et al. – the
parallel algorithm introduced in this thesis is much more scalable, and facilitates the analysis
of wait-state propagation itself by classifying wait states in terms of their propagation be-
haviour. The second new analysis method is based on the detection of the critical path. While
there have been prior approaches that used the critical path in the context of parallel perfor-
mance analysis, to the author’s knowldege, this thesis is the first to point out its usefulness
for the identification and characterization of load or communication imbalance. Because of
their ability to retain dynamic performance characteristics in a compact structure, the resulting
critical-path based imbalance identification methods pinpoint imbalanced program portions
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intuitively and capture dynamic imbalance much more accurately than approaches based on
summary profiles.
Of course, the work on the topics is not finished with the end of the dissertation. So far, the ex-
isting implementations have only prototype status. As part of third-party funded projects, they
are currently being integrated into the production-level Scalasca software package. Moreover,
while the general approach of delay and critical-path analysis is applicable to many parallel
programming models, the current implementation is limited to MPI-1 communication primi-
tives (i.e., MPI point-to-point and collective communication). Support for additional program-
ming models is therefore a primary work target. Work on support for the MPI-2 one-sided
communication interface is currently underway, moreover, an early prototype with support for
OpenMP and hybrid MPI/OpenMP programs has already been implemented. Here, studying
the interaction between process-local imbalance and inter-process imbalance in hybrid pro-
grams that combine multi-threading with message passing presents a particularly interesting
new research direction.
Further improvements in the analysis workflow can be achieved by combining the automatic
analysis with other trace-based tools, such as the graphical Vampir trace browser. Scalasca
already tracks the worst wait-state instances it finds and connects to third-party tools such as
Vampir, where users can visually examine the affected region in the trace. This concept could
be easily extended to also pinpoint the corresponding delay instances. Taking this approach
even further, it is also thinkable to highlight the entire critical path in a trace timeline view in
Vampir.
Finally, the imbalance detection methods should be embeddded into a broader optimization
framework. Like all performance analysis tools, the critical-path and delay analyses help
identifying and characterizing imbalances, but leave the task of actually removing them to
the application developer. Ideally, the imbalance characterization should lead to specific sug-
gestions for improvements. In general, however, this goal is difficult to accomplish, because
solving real-world load or communication imbalance problems typically requires extensive
modifications of the underlying algorithms and decomposition schemes, or even a complete
redesign of the program. Similarly, “performance bugs” as another cause of inefficient paral-
lelism are usally unique by their nature, and do not lend themselves to standardized solution
approaches. Moreover, performance analysis methods are generally unaware of the semantics
of code sections which exhibit imbalance, which further reduces the possibilities of generating
specific solution advice on an individual basis automatically.
Nonetheless, strengthening the value of the analysis results for the user by providing guide-
lines to remediate the detected imbalances remains an intriguing research idea. Such a system
could utilize a knowledge base of load-balancing strategies and provide suggestions based on
parameters such as severity and temporal or spacial distribution patterns of any major im-
balances which have been detected. Thinking further, this system could be embedded into
an auto-tuning framework, where it could guide an automatic selection of pre-implemented
decomposition strategies or load-balancing parameters based on the amount, locations, and
patterns of imbalance which have been observed. Applied to MPMD programs, for example,
the system could automatically adjust partition sizes based on the amount of inter-partition
imbalance to minimize the overall imbalance costs.
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Characterizing Load and Communication Imbalance  
in Parallel Applications 
David Böhme
The amount of parallelism in modern supercomputers currently grows from generation to 
generation. Further application performance improvements therefore depend on software- 
managed parallelism: the software must organize data exchange between processing elements 
efficiently and optimally distribute the workload between them. Performance analysis tools 
help developers of parallel applications to evaluate and optimize the parallel efficiency of their 
programs. This dissertation presents two novel methods to automatically detect imbalance- 
related performance problems in MPI programs and intuitively guide the performance analyst to 
inefficiencies whose optimization promise the highest benefit.
The first method, the delay analysis, identifies the root causes of wait states. A delay occurs when 
a program activity needs more time on one process than on another, which leads to the formation 
of wait states at a subsequent synchronization point. Wait states are the primary symptom of load 
imbalance in parallel programs. While wait states themselves are easy to detect, the potentially 
large temporal and spatial distance between wait states and the delays causing them complicates 
the identification of wait-state root causes.
The delay analysis closes this gap, accounting for both short-term and long-term effects. 
The second method is based on the detection of the critical path, which determines the effect 
of imbalance on program runtime. The critical path is the longest execution path in a parallel 
program without wait states: optimizing an activity on the critical path will reduce the program’s 
runtime. Comparing the duration of activities on the critical path with their duration on each 
process yields a set of novel, compact performance indicators. These indicators allow users to 
evaluate load balance, identify performance bottlenecks, and determine the performance impact 
of load imbalance at first glance by providing an intuitive understanding of complex performance 
phenomena.
Both analysis methods leverage the scalable event-trace analysis technique employed by the 
Scalasca toolset: by replaying event traces in parallel, the bottleneck search algorithms can 
harness the distributed memory and computational resources of the target system for the 
analysis, allowing them to process even large-scale program runs.
This publication was written at the Jülich Supercomputing Centre (JSC) which is an integral part 
of the Institute for Advanced Simulation (IAS). The IAS combines the Jülich simulation sciences 
and the supercomputer facility in one organizational unit. It includes those parts of the scientific 
institutes at Forschungszentrum Jülich which use simulation on supercomputers as their main 
research methodology. IA
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